

Processing and Reliability Issues for Eutectic AuSn Solder Joints

Abstract

Eutectic AuSn solder is increasingly used in high reliability and/or high temperature applications where conventional SnPb and Pb-free solders exhibit insufficient strength, creep resistance, and other issues. These applications include hybrid microelectronics (particularly flip chips), MEMS, optical switches, LEDs, laser diodes, RF devices, and hermetic packaging for commercial, industrial, military, and telecommunications applications. For most of these applications, AuSn provides the additional benefit of not requiring flux during reflow, significantly reducing the potential for contamination and pad corrosion. However, the materials and processing considerations are substantially different than for conventional solders. Many companies struggle with issues such as poor solder flow, excessive void formation, variable reflow temperature (arising from off-eutectic compositions), heterogeneous phase distribution, and others, all contributing to development delays, process yield loss, and field reliability issues. This paper reviews the critical issues in material and process selection, as well as long term diffusion and mechanical stability.

Key Words: AuSn, eutectic, metallization, reflow, diffusion, reliability

Introduction

Eutectic AuSn is widely used in high temperature and high reliability applications due to excellent mechanical and thermal properties (particularly strength and creep resistance) and its ability to be reflowed without flux. Other Pb-free and traditional Pb-based eutectic solders suffer by comparison due to a variety of problems:

- The required fluxes are responsible for bond pad corrosion, as well as residues that compromise MEMS, optics, and hermetic packages (fluxes are generally forbidden for hermetic telecom applications)
- Excessive creep or stress relaxation, leading to progressive alignment degradation in many optical applications
- Low strength (eutectic AuSn is erroneously associated with embrittlement of conventional SnPb and Pb-free solders on Cu lines, when in fact the culprits are irregularly formed (Au,Ni)Sn intermetallics [35])
- Low thermal conductivity (though this problem is overstated, as thermal conductivity must be considered in conjunction with the solder joint thickness)

The applications covered in this paper include: flip chips for micro-electronics [4,8,9,27,33] and opto-electronics [4,27] such as MEMS optical switches [12,13], photonic circuits [14], and fiber attachment [23]; LEDs [5,24,25]; GaAs and InP laser diodes [3,6,10,11,22,37]; hermetic packaging [17,21]; and RF devices [26].

While components with AuSn solder joints have demonstrated reliable performance in demanding environments for over 30 years, the performance is based on reflow processes that produce repeatable, void- and defect-free joints. This paper was motivated by numerous requests from start-ups and established companies for advice on solder joint design, acceptable material combinations, and reflow process development.

Phase Diagram

Many of the key issues associated with AuSn soldering can be ascertained from the binary phase diagram, shown in **Figure 1**. The most notable features are steep liquidus lines, particularly on the Au-rich side of the eutectic composition (71 at% Au/29 at% Sn, or 80Au-20Sn by weight), and the numerous intermetallic "line" compounds at ambient temperature.



Figure 1: Au-Sn binary phase diagram (adapted from [1]).

When using eutectic solder (preforms, pastes, or platings) and metallizations terminated with Au layers, the resulting solder joint will have a melting point much higher than 280°C due to diffusion/leaching of the Au

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

metallization into the solder. This can be advantageous for two reasons: secondary reflow of other components can be performed at the same temperature without disturbing the initial solder joint, and the higher remelt temperature generally implies greater creep resistance. However, the component may be difficult or impossible to rework; even if the two bonded adherends can be separated (by shearing or "hot-lifting"), irregular/uneven intermetallics will be left on both surfaces that prevent subsequent reflow. Additionally, solidification ("freezing") may occur during reflow, leading to poor wetting and associated insufficient bond coverage & strength.

These disadvantages can be addressed by biasing the composition of the solder to the Sn-rich side, so that the eutectic composition is obtained after complete dissolution of the Au metallization. For preforms and pastes, this approach may be problematic due to variability in solder composition, which is one of the reasons why many applications employ AuSn deposited by evaporation, sputtering, or electroplating.

At the eutectic composition, the following compounds should be observed upon cooling: $L \rightarrow \xi + \delta \rightarrow \xi' + \delta$. Generally, the microstructure is a fine mixture of ξ' and δ in the bulk of the joint, with predominantly ξ' layers at the metallization interfaces. [Typical microstructures are shown in references 4, 20, and 23.]

When Au and Sn layers (single or multiple of each) are employed, sequential formation of η , ε , δ , and ξ' is expected at the Au-Sn interface [30,31]. Generally, this approach is known as transient liquid phase (TLP), rather than eutectic, bonding. The advantage of TLP bonding is that reflow temperatures between the melting points of Sn (232°C) and the eutectic can be employed. However, longer process times will be required, either at reflow or during subsequent annealing; furthermore, if the reaction is not completed, microstructural (and residual stress) evolution will continue over time. These disadvantages can be reduced by using thinner, multiple layers (the total number of layers will be dictated by the flatness of the two surfaces to be bonded – the total layer thickness should be greater than 3 times the roughness [38]). Thinner layers minimize the diffusion distances for Au and Sn, and hence the time required to obtain the eutectic composition.

The phase diagram also provides guidance regarding mechanical properties. All of the intermetallics on the Sn-rich side of the diagram are "line" compounds, with extremely limited solubility ranges. These compounds generally exhibit high strength and creep resistance, at the expense of limited ductility (brittleness). As will be discussed in a subsequent section, however, the eutectic phases do possess moderate ductility in addition to excellent creep resistance, and are much less brittle than CuSn intermetallics (common in SnPb and Pb-free solders on Cu metallization or substrates) [35,36].

Metallization

Selection of appropriate coatings for the two surfaces to be bonded is critical for reliable soldering with AuSn. The general requirements are:

- Contact/adhesion layer
- Barrier diffusion layer
- Cap layer

The contact/adhesion layer is particularly necessary for semiconductors and ceramics, as most metals will not bond directly with these covalent materials; contact layers are not usually required for metal substrates. The barrier diffusion layer must both bond well to the contact layer and be either non-reactive to Sn (intrinsic) or thick enough to prevent complete dissolution/ intermetallic formation during reflow and subsequent aging (extrinsic). The cap layer prevents oxidation of the surface prior to reflow, and is invariably composed of pure Au for compatibility with AuSn solder.

A wide range of material combinations can be used. Typical metal stacks and thicknesses (if available) are presented in **Table 1**. Generally, TiW/Au or Ti/Pt/Au (contact/barrier/cap layer, respectively) is used on semiconductors and ceramics, while Ni/Au is employed for metals. The Ni can be either electrolytic (pure Ni) or electroless (2-14% P), but the latter is more common due to lower cost. Studies of different barrier layers are provided for Ni, Pt, and Pd [2] and deposited NiSn and AuSn intermetallics on TiW [3].

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

Substrate	Metallization	Thickness (um)	Ref.
	Ti/Cu/Ni	0.2/0.8/10	4
C:	Ti/Cu	0.5/0.3	5
51	Ti/Pt/Au	-	6,7
	TiW/Au	-	8,9
GaAs	Ti/Pt/Au	-	10,11
	Cr/Pt/Au	-	7
	Ti/W(N)/Au	-	12,13
		0.1/0.05-	
InP	Ti/W/W-AuSn	0.2/0.2	3
	Ti/W/W-NiSn	0.1/0.05-	3
	Pd/Ge/Sn	0.2/0.2	14
	Pd/Ge/In/Sn	-	14
		-	
AlN	Ti/Mo/Pt	0.08/0.1/1	15
BN	Ti/Pt/Au	-	11
Al ₂ O ₃	Ti/Pt	0.03/0.25	15
	Ni/Au	-	12
	Ti/W/Au	-	16
Koyar	Ni/Au	0.3/1.0	17
Koval	INI/Au	2.5/1.3-7.6	18
Cu		2.5/1.3-7.6	18
	Ni/Au	5/0.1	19
		5/1	20

Table 1: Substrate materials and their typical metallizations & metallization thicknesses.

For barrier layers that react with Sn, the dissolution rate depends on a number of factors:

- Solder joint thickness
- Peak reflow and storage temperatures
- Time at those temperatures
- Grain morphology and residual stresses in the barrier layer

A particular example is provided to illustrate consumption of the barrier layer, based on the work of Song *et al.*, [19, 40] and shown on **Figure 2**. The two papers evaluated AuSn bumps with Ni under-barrier metallization (UBM) on Cu [19], as well as Cu alone [40]. The growth of both Au-Ni-Sn and CuSn intermetallics at the solder/metal interface exhibits square-root dependence with time, typical of diffusion-controlled processes, though the rate of consumption of Ni is lower by a factor of \sim 2.

Non-reactive barrier metals such as W, particularly when coupled with overlayers of NiSn or AuSn intermetallics, can effectively eliminate barrier metal consumption [3].

For nominally similar materials, reflow, and storage conditions, the consumption rates can vary substantially. As barrier metal grain size decreases, consumption rates will be increased due to enhanced grain boundary diffusion (contributing to bulk diffusion). Residual stresses associated with various phases may not only modify diffusion rates, but also be sufficiently high to initiate yield and cracking [32].

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

DfR Solutions reliability designed, reliability delivered





Solder Types & Deposition Methods

For the studies covered in this paper, the types of solder include preforms, pastes, and deposited films. Film deposition techniques include sputtering, evaporation, and electroplating, involving either single or multiple layers. Brief overviews of the advantages and limitations of each are as follows, along with the associated work referred to in this paper:

- Preform:
 - o Advantages: ease of use; does not rely on solder spreading for joint coverage
 - o Limitations: composition consistency; oxidation; placement accuracy; low volume process
 - o References: 2,5,10,23,37
- Paste:
 - Advantages: compatible with high volume processes, including photoresist processes for solder placement control
 - Limitations: flux required (MEMS, flip chips, and opto-electronics except LEDs excluded); composition control; voids due to trapped gas;
 - o References: 19, 20
- Sputtered film:
 - o Advantages: composition control
 - Limitations: trapped Ar and possible voiding; low-to-mid volume process; capital expenditure and process control; limited deposition rate
- o References: 38
- Evaporated film:
 - o Advantages: composition control
 - o Limitations: Au spitting and associated spherical debris/contamination; low-to-mid volume process; capital expenditure and process control; limited deposition rate
 - o References: 3,11,14, and 22 for single layer; 7 for multi-layer

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

- Electroplated film:
 - Advantages: high volume; high deposition rate; composition control; compatibility with existing photoresist processes for solder placement control
 - Limitations: process sensitivity (see [28] for a description of key parameters)
 - o References: 6,12,13,15,24,25, and 28 for single layer; 27 and 29 for multi-layer

Generally, electroplating of single layers with the eutectic composition or multiple layers of alternating Au₅Sn (ξ ') and AuSn (δ) is regarded as having the potential for the most manufacturable, high volume process. However, for proof-of-concept and/or low volume parts, preforms, sputtering, or evaporation may be acceptable.

Processing

Guidance on actual process conditions is the most difficult to provide, given differences in: size, weight, flatness, and CTE for components & substrates; solder joint size and gas access during reflow; reflow equipment (ovens, die bonders, IR/laser reflow, hot plates, etc.); associated thermal mass and heating/cooling rates; and more. The following statements are generally true:

- A wide variety of components have been successfully bonded in terms of solder wetting, void content, microstructural uniformity, and subsequent high process yields
- Close CTE matching of the component and substrate is recommended to reduce bonding stresses and associated cracking, though large joints between Cu and Kovar (ΔCTE~10.5 ppm/°C) are possible [18]
- Reducing environments like forming gas (N₂/H₂ mix with greater than 5% H₂) are not necessary, but enable larger process windows and greater process consistency
- For surfaces with some oxide present (preforms; deposited films where there was venting to air between AuSn and Au deposition; overheated Au-coated parts wherein Sn has diffused to the surface), forming gas alone is insufficient, and some mechanical pressure/scrubbing may be required to break up and dissolve the oxide film
- High heating rates (50°C/min or higher) are usually required
- Equally high cooling rates are typical, but substrate and/or component cracking will indicate if the cooling rate and/or CTE mismatch is too high

Particular solder process parameters for a variety of applications and bonding equipment are summarized in Table 2.

 Table 2: Typical soldering parameters for eutectic AuSn solder. The studies highlighted in bold are full process matrices. ("?": unknown; "-": none; and FG: forming gas [N₂/H₂ mix indicated])

Application (equipment)	Reflow Flux/Gas	Preheat (°C)	Heat. Rate (°C/min)	TAL (sec)	Peak Temp (°C)	Cool. Rate (°C/min)	Ref.
General	95/5FG	-	<50	240- 300	320-340	<50	21
General(reflow oven)	?	-	?	65	320	?	4
General (heating plate)	85/15FG	-	75	420	300-350	power off	3
General (reflow oven)	Fluxes, N ₂	150	250	25-75	320	250	20
InP laser diode (heating plate)	90/10FG	220	180	10	350	N ₂ blow	6
InP laser diode (IR lamp)	H ₂	-	5 sec	10- 120	320	?	7
Laser diode (die bonder)	Ar	-	900	120	290-310	100	10
GaAs laser diode (die bonder)	80/20FG	-	50-150	5	325-355	400	22
Lensed fiber (soft beam)	?	-	5 sec	25-75	300-345	5 sec	23
LED (die bonder)	?	200	?	20	310	?	24
LED (pick & place)	Fluxes			5-8	305-325		25
RF devices (die bonder)	90/10FG	240	110	310	305	450	26
Flip chip (reflow oven)	?	215	180	10	330	?	8

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

Material Characterization: Mechanical Properties

The mechanical behavior of solders and intermetallic compounds, especially for use as inputs in finite element analysis (FEA), are typically based on measurements obtained from bulk samples (often produced by arc melting). However, the values obtained from such measurements are usually misleading, due to significant differences in grain size, residual stresses, and mechanical constraint compared to typical solder joints, joint geometries, and material combinations.

Table 3 summarizes the mechanical properties of metals, solders, and relevant intermetallic compounds obtained on actual solder joints or thin film samples. The intermetallic data shown here is entirely from the work of Chromik *et al.* [35,36], which employed nanoindentation – they provide a detailed discussion of the advantages and limitations of nano-indentation compared to bulk techniques (die and lap shear; resonance; micro-indentation). That same technique was also used to obtain indentation creep data, shown in **Figure 3**, which validates the high creep resistance of both individual AuSn & Au₅Sn phases as well as the eutectic composition itself [35].

Mat	erial	E (GPa)	ν	CTE (ppm/C)	σ _v (MPa)	H (GPa)	Ref.
A	\u	83	0.42	14.4	207	1.03	34,35
S	Sn	41	0.33	23.8	56	0.11	34,35
(Cu	114	0.34	16.4	52	1.7	34,35
Au80)Sn20	74	0.4	16	276	1.3	34,35
Sn63	Pb37	32	0.4	25	34		34
Sn9 Ag	96.5- 33.5	53	0.4	22	49	0.16	36
β(8 S	at% n)	88	0.33*		400	1.2	35
Au (گ	5Sn ;;)	76	0.4		830	2.5	35
AuS	h (δ)	87	0.3		370	1.1	35
AuS	n ₂ (ε)	103	0.33*		970	2.9	35
AuS	$n_4(\eta)$	39	0.31		400	1.2	35
Ag	₃ Sn	88	0.33*		970	2.9	36
Cu	₆ Sn ₅	119	0.33*		2200	6.5	36
Cu	₃ Sn	143	0.33*		2100	6.2	36

Table 3: Summary of mechanical properties of relevant metals, solder alloys, and intermetallic compounds.

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.



Figure 3: Creep strain rate versus indentation stress for solders and intermetallics, as measured by nanoindentation [35].

Material Characterization: Diffusion

The effect of Sn diffusion into and subsequent consumption of barrier metal layers was discussed previously. Here, the interdiffusion of Au and Sn is reviewed to provide guidance for applications using single or multiple layers composed of Au and Sn, such as TLP bonding. Somewhat surprisingly, while Sn is the lower melting temperature element, Au is the faster diffusing species when bulk (interstitial) diffusion dominates, due to its lower atomic radii [30,31,32,39]. As the grain size of the Au layer(s) decreases, interdiffusion may be equal or the situation reversed due to faster diffusion of Sn along Au grain boundaries [32]. Differences in interdiffusion rates drive the initiation and growth of Kirkendall voids; an example can be seen in Reference 30 (Fig. 2 of that paper).

Excellent measurements and analysis of intermetallic formation rates at varying annealing temperatures were performed by Yamada *et al.* [31,39]. Diffusion couples were composed of a single layer of Au between two layers of Sn. In all cases, the three intermediate Au-Sn intermetallic compounds (AuSn₄, AuSn₂, and AuSn) exhibited a power law relationship with annealing time, and the ratios of each layer thickness to the total intermetallic layer thickness remained constant at a given temperature. The ratio decreased with increasing temperature for AuSn₄, while increasing for AuSn₂ and AuSn [31].

The total intermetallic layer thickness, l, as a function of time, t, was described according to the following equations:

$$l = k \cdot \left(\frac{t}{t_o}\right)^n \tag{1}$$

and

$$k = k_o \cdot \exp\left(-\frac{Q}{RT}\right)$$
⁽²⁾

where the exponent, n, and proportionality constant, k, depend on temperature, t_0 and k_0 are constants, Q is the activation energy, R is the gas constant (8.3144 J/mol-K), and T is the temperature in Kelvin.

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

An assessment of the intermetallic layer thicknesses at a given temperature and time is illustrated in **Figure 4a**. The cumulative layer thickness as a function of annealing time and temperature is illustrated in **Figure 4b**. Fits of **Equation 1** are shown, with associated time exponents. The constants in **Equation 2** were subsequently determined to be $k_0=1.33$ and Q=55.6 kJ/mol.

The behavior of thinner deposited layers is expected to be different due to the effects of grain boundary diffusion of Sn, but these studies nonetheless provide a framework for evaluation and analysis.

Long Term Reliability

Given its high strength and creep resistance, solder joints composed of eutectic AuSn are extremely stable in a broad range of harsh environments. These include thermal cycling from -55 to +125°C [5,8,9,13], high temperature storage from 75 to 150°C [5,9,18], high temperature/high humidity in 121°C autoclaves [9], die or double lap shear after extended aging up to 250°C [18,33], and extended operational performance for laser diodes [11,37].

The primary reliability issues arise from defects introduced during processing (voids, irregular phase formation, weak interfaces due to insufficient barrier metals, etc.) that act as crack initiation sites. While the previous section demonstrated that the two eutectic intermetallic phases possess some ductility, bulk solder joint fracture is typically brittle, and hence linear elastic fracture mechanics is the best methodology for estimating lifetime. Worst-case defect sizes should be based on the limits of non-destructive evaluations & process monitoring capability.



Figure 4: (a) Intermetallic formation in Au-Sn diffusion couple after 127 hrs at 160°C [39]; (b) total intermetallic thickness (AuSn₄ + AuSn₂ + AuSn₂ + AuSn) as a function of annealing time at different temperatures, with the associated time exponent in Equation 1 [31,39].

Conclusions

This paper provides a review of the critical material and processing issues associated with eutectic AuSn soldering, as well as diffusion rates for multi-layer structures and mechanical behavior. With appropriate design and process development, AuSn solder joints exhibit superior performance in a variety of demanding application environments.

Acknowledgements

The author would like to thank Kenneth Scholz and David Schleuning of Coherent, Inc., for many helpful discussions.

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

References

- 1) H. Okamoto and T.B. Massalski (editors), <u>Phase Diagrams of Binary Gold Alloys</u>, ASM International, Metals Park, OH, p. 280, 1987.
- S. Anhock, H. Oppermann, C. Kallmayer, R. Aschenbrenner, L. Thomas, and H. Reichl, "Investigations of Au/Sn Alloys on Different End Metallizations for High Temperature Applications", 1998 IEEE/CPMT Berlin International Electronics Manufacturing Technology Symposium, Berlin, Germany, April 29, pp. 156-165, 1998.
- C.H. Lee, K.L. Tai, D.D. Bacon, C. Doherty, A. Katz, Y.M. Wong, and E. Lane, "Bonding of InP Laser Diodes by Au-Sn Solder and Tungsten-Based Barrier Metallization Schemes", *Semiconductor Science and Technology*, Vol. 9, pp. 379-386, 1994.
- 4) J-W. Yoon, H-S. Chun, J-M. Koo and S-B. Jung, "Au–Sn Flip-Chip Solder Bump for Microelectronic and Optoelectronic Applications", *Microsystems Technology*, Vol. 13, pp. 1463–1469, 2007.
- G. Elger, R. Jordan, M. v. Suchodoletz, and H. Oppermann, "Development of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy", IMAPS International Symposium on Microelectronics, Denver, CO, September 4-6, pp. 199-204, 2002.
- 6) J. Wei, "A New Approach of Creating Au-Sn Solder Bumps from Electroplating", *Crystal Research & Technology*, Vol. 41, No. 2, pp. 150-153, 2006.
- 7) W. Pittroff, J. Barnikow, A. Klein, P. Kurpas, U. Merkel, K. Vogel, J. Wurfl, and J. Kuhmann, "Flip Chip Mounting of Laser Diodes with Au/Sn Solder Bumps: Bumping, Self- Alignment, and Laser Behavior", Proceedings of the 47th Electronic Components and Technology Conference (ECTC), San Jose, CA, May 18-21, pp. 1235-1241, 1997.
- D.Q. Yu, H. Oppermann, J. Kleff, and M. Hutter, "Interfacial Metallurgical Reaction Between Small Flip-Chip Sn/Au Bumps and Thin Au/TiW Metallization Under Multiple Reflow", *Scripta Materialia*, Vol. 58, pp. 606– 609, 2008.
- 9) J. Kloeser, E. Zakel, F. Bechtold, and H. Reichl, "Reliability Investigations of Fluxless Flip-Chip Interconnections on Green Tape Ceramic Substrates", *IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A*, Vol. 19, No. 1, pp. 24-33, March, 1996.
- J.W.R. Teo, X. Q. Shi, S. Yuan, G. Y. Li, and Z. F. Wang, "Modified Face-Down Bonding of Ridge-Waveguide Lasers Using Hard Solder", *IEEE Transactions on Electronic Packaging Manufacturing*, Vol. 31, No. 2, pp. 159-166, April, 2008.
- 11) W. Pittroff, G. Erbert, G. Beister, F. Bugge, A. Klein, A. Knauer, J. Maege, P. Ressel, J. Sebastian, R. Staske, and G. Traenkle, "Mounting of High Power Laser Diodes on Boron Nitride Heat Sinks Using an Optimized Au/Sn Metallurgy", *IEEE Transactions on Advanced Packaging*, Vol. 24, No. 4, pp. 434-441, 2001.
- 12) M. Hutter, H. Oppermann, G. Engelmann, J. Wolf, O. Ehrmann, R. Aschenbrenner, and H. Reichl, "Calculation of Shape and Creation of AuSn Solder Bumps for Flip Chip Applications", Proceedings of the 52nd Electronic Components and Technology Conference (ECTC), San Diego, CA, May 28-31, pp. 282-288, 2002.
- 13) M. Hutter, F. Hohnke, H. Oppermann, M. Klein, and G. Engelmann, "Assembly and Reliability of Flip Chip Solder Joints Using Miniaturized AuSn Bumps", Proceedings of the 54th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, June 1-4, pp. 49-57, 2004.
- 14) K. Minoglou, E.D. Kyriakis-Bitzaros, E. Grivas, S. Katsafouros, A. Kostopoulos, G. Konstadinidis, and G. Halkias, "Metallic Bonding of Optoelectronic Dies to Silicon Wafers", *Journal of Physics Conference Series*, Vol. 10, pp. 393–396, 2005.
- S. Akhlaghi, J.N. Broughton, and D.G. Ivey, "AuSn Electroplating of Photo-Resist Laminated AlN Ceramics", Proceedings of the 52nd Electronic Components and Technology Conference (ECTC), San Diego, CA, May 28-31, pp. 129-133, 2002.
- 16) J.S. Kim, W.S. Choi, D. Kim, A. Shkel, and C.C. Lee, "Fluxless Silicon-to-Alumina Bonding Using Electroplated Au–Sn–Au Structure at Eutectic Composition", *Materials Science and Engineering A*, Vol. 458, pp. 101–107, 2007.

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

- 17) J-W. Yoon and S-B. Jung, "Investigation of Interfacial Reaction between Au–Sn Solder and Kovar for Hermetic Sealing Application", *Microelectronic Engineering*, Vol. 84, pp. 2634–2639, 2007.
- 18) C. Wright, "The Effect of Solid-State Reactions upon Solder Lap Shear Strength", *IEEE Transactions on Parts, Hybrids, and Packaging*, Vol. PHP-13, No. 3, pp. 202-207, September, 1977.
- 19) H.G. Song, J.P. Ahn, and J.W. Morris, Jr., "The Microstructure of Eutectic Au-Sn Solder Bumps on Cu/Electroless Ni/Au", *Journal of Electronic Materials*, Vol. 30, No. 9, pp. 1083-1087, 2001.
- 20) M. Ishikawa, H. Sasaki, S. Ogawa, M. Kohinata, A. Mishima, and H. Yoshida, "Application of Gold-Tin Solder Paste for Fine Parts and Devices", Proceedings of the 55th Electronic Components and Technology Conference (ECTC), Lake Buena Vista, FL, May 31-June 3, pp. 701-710, 2005.
- 21) Indium Corporation, "Gold Tin: the Unique Solder Alloy", Form 98051 R1, <u>http://www.</u> indium.com/techlibrary/applicationnotes.php.
- 22) S. Weiss, V. Bader, G. Azdasht, P. Kasulke, E. Zakel, and H. Reichl, "Fluxless Die Bonding of High Power Laser Bars Using the AuSn-Metallurgy", Proceedings of the 47th Electronic Components and Technology Conference (ECTC), San Jose, CA, May 18-21, pp. 780-787, 1997.
- 23) C.W. Tan, Y.C. Chan, B. Leung, and H.D. Liu, "Effects of Soft Beam Energy on the Microstructure of Pb37Sn, Au20Sn, and Sn3.5Ag0.5Cu Solder Joints in Lensed-SM-Fiber to Laser-Diode-Affixing Application", *Optics* and Lasers in Engineering, Vol. 46, pp. 75–82, 2008.
- 24) H-H. Kim, S-H. Choi, S-H. Shin, Y-K. Lee, S-M. Choi, and S. Yi, "Thermal Transient Characteristics of Die Attach in High Power LED Packages", *Microelectronics Reliability*, Vol. 48, pp. 445–454, 2008.
- 25) Cree, Inc., "XBright® & XThin® Au/Sn Die Attachment Recommendations", <u>http://www.cree</u> .com/products/pdf/CPR3AN01.pdf.
- 26) Tyco M/A COM, "Procedure for Multifunction Self-Aligned Gate (MSAG[™]) AuSn Eutectic Solderability", http://www.macom.com/

<u>Application%20Notes/pdf/AN3017%20%20MSAG%20AuSn%20Eutectic%20Solderability%20Procedure.pdf.</u>

- 27) A. He, B. Djurfors, S. Akhlaghi, and D.G. Ivey, "Pulse Plating of Gold-Tin Alloys for Microelectronic and Optoelectronic Applications", *Plating and Surface Finishing*, Vol. 89, No. 11, pp. 48-53, 2002.
- N. Morawej, D.G. Ivey, and S. Akhlaghi, "Improvements in the Process for Electrodeposition of Au-Sn Alloys", CS MANTECH Conference, Vancouver, British Columbia, Canada, April 24-26, pp. 201-204, 2006.
- 29) B. Djurfors and D.G. Ivey, "Pulsed Electrodeposition of the Eutectic Au/Sn Solder for Opto-Electronic Packaging", *Journal of Electronic Materials*, Vol. 30, No. 9, pp. 1249-1254, 2001
- M. Mita, K. Miura, T. Takenaka, M. Kajihara, N. Kurokawa, and K. Sakamoto, "Effect of Ni on Reactive Diffusion Between Au and Sn at Solid-State Temperatures", *Materials Science and Engineering B*, Vol. 126, pp. 37–43, 2006.
- T. Yamada, K. Miura, M. Kajihara, N. Kurokawa, and K. Sakamoto, "Kinetics of Reactive Diffusion Between Au and Sn During Annealing at Solid-State Temperatures", *Materials Science and Engineering A*, Vol. 390, pp. 118–126, 2005.
- 32) S. Nakahara, R. J. McCoy, L. Buene, and J. M. Vandenberg, "Room Temperature Interdiffusion Studies of Au/Sn Thin Film Couples", *Thin Solid Films*, Vol. 84, pp. 185-196, 1981.
- 33) J-W. Yoon, H-S. Chun and S-B. Jung, "Reliability Analysis of Au–Sn Flip-Chip Solder Bump Fabricated by Co-Electroplating", *Journal of Materials Research*, Vol. 22, No. 5, pp. 1219-1229, May, 2007.
- 34) J.H. Lau and Y-H. Pao, <u>Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies</u>, McGraw-Hill, New York, NY, 1997.
- 35) R.R. Chromik, D-N. Wang, A. Shugar, L. Limata, M.R. Notis, and R.P. Vinci, "Mechanical Properties of Intermetallic Compounds in the Au–Sn System", *Journal of Materials Research*, Vol. 20, No. 8, pp. 2161-2172, 2005.
- 36) R.R. Chromik, R.P. Vinci, S.L. Allen, and M.R. Notis, "Nanoindentation Measurements on Cu–Sn and Ag–Sn Intermetallics Formed in Pb-Free Solder Joints", *Journal of Materials Research*, Vol. 18, No. 9, p. 2251-2261, 2003.

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.

- 37) D. Schleuning, M. Griffin, P. James, J. McNulty, D. Mendoza, J. Morales, D. Nabors, M. Peters, H. Zhou, and M. Reed, "Robust Hard-Solder Packaging of Conduction Cooled Laser Diode Bars", *Proceedings of the SPIE*, Vol. 6456, pp. 645604-1-11, 2007.
- 38) G. Greitmann, H. Burkard, and J. Link, "AuSn Thin Film Solder Layers for Assembly of Opto-Electronic Devices", 14th European Microelectronics and Packaging Conference & Exhibition, Friedrichshafen, Germany, June 23-25, pp. 1-5, 2003.
- 39) T. Yamada, K. Miura, M. Kajihara, N. Kurokawa, and K. Sakamoto, "Formation of Intermetallic Compound Layers in Sn/Au/Sn Diffusion Couple During Annealing at 433 K", *Journal of Materials Science*, Vol. 39, pp. 2327–2334, 2004.
- 40) H.G. Song, J.W. Morris, Jr., and M.T. McCormack, "The Microstructure of Ultrafine Eutectic Au-Sn Solder Joints on Cu", *Journal of Electronic Materials*, Vol. 29, No. 8, pp. 1038-1046, 2000.

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.



DISCLAIMER

DfR represents that a reasonable effort has been made to ensure the accuracy and reliability of the information within this report. However, DfR Solutions makes no warranty, both express and implied, concerning the content of this report, including, but not limited to the existence of any latent or patent defects, merchantability, and/or fitness for a particular use. DfR will not be liable for loss of use, revenue, profit, or any special, incidental, or consequential damages arising out of, connected with, or resulting from, the information presented within this report.

CONFIDENTIALITY

The information contained in this document is considered to be proprietary to DfR Solutions and the appropriate recipient. Dissemination of this information, in whole or in part, without the prior written authorization of DfR Solutions, is strictly prohibited.

From all of us at DfR Solutions, we would like to <u>thank you</u> for choosing us as your partner in quality and reliability assurance. We encourage you to visit our website for information on a wide variety of topics.

Best Regards, Dr. Craig Hillman, CEO

Copyright © 2008 by IMAPS - International Microelectronics And Packaging Society. Permission granted from the 41st International Symposium on Microelectronics (IMAPS 2008) Proceedings, pg. 909-916, November 2 - 6, 2008, Providence, Rhode Island. ISBN 0-930815-86-6.