

17 Equations That Changed the World-There's More Than That!!!

Part 1 Greg Caswell

9000 Virginia Manor Rd Ste 290, Beltsville MD 20705 | Phone: (301) 474-0607 | Fax: (866) 247-9457 | www.dfrsolutions.com

Background

Mathematics has been a part of our lives forever and is used in numerous ways in our everyday lives. Recently, created by Ian Stewart, listed on Dr. Paul Coxon's Twitter account and discussed on mathematics blogger Larry Philip's site is a list of the "17 Equations that Changed the Course of History," many of which have been mentioned on the Big Bang Theory TV series.

1.	Pythagoras's Theorem	$a^2 + b^2 = c^2$	Pythagoras,530 BC
2.	Logarithms	$\log xy = \log x + \log y$	John Napier, 1610
3.	Calculus	$\frac{\mathrm{d}f}{\mathrm{d}t} = \lim_{h\to 0} = \frac{f(t+h)-f(t)}{h}$	Newton, 1668
4.	Law of Gravity	$F = G \frac{m_1 m_2}{r^2}$	Newton, 1687
5.	The Square Root of Minus One	$i^{2} = -1$	Euler, 1750
6.	Euler's Formula for Polyhedra	V - E + F = 2	Euler, 1751
7.	Normal Distribution	$\Phi(x) = \frac{1}{\sqrt{2\pi\rho}} e^{\frac{(x-p)^2}{2\rho^2}}$	C.F. Gauss, 1810
8.	Wave Equation	$\frac{\partial^2 u}{\partial t^2} = c^2 \frac{\partial^2 u}{\partial x^2}$	J. d'Almbert, 1746
э.	Fourier Transform	$f(\omega) = \int_{\infty}^{\infty} f(x) e^{-2\pi i x \omega} \mathrm{d} x$	J. Fourier, 1822
10.	Navier-Stokes Equation	$\rho\left(\frac{\partial \mathbf{v}}{\partial t} + \mathbf{v}\cdot\nabla\mathbf{v}\right) = -\nabla p + \nabla\cdot\mathbf{T} + \mathbf{f}$	C. Navier, G. Stokes, 1845
11.	Maxwell's Equations	$ \begin{array}{ll} \nabla \cdot {\bf E} = 0 & \nabla \cdot {\bf H} = 0 \\ \nabla \times {\bf E} = - \frac{1}{c} \frac{\partial {\bf H}}{\partial t} & \nabla \times {\bf H} = \frac{1}{c} \frac{\partial E}{\partial t} \end{array} $	J.C. Maxwell, 1865
12.	Second Law of Thermodynamics	$\mathrm{d}S\geq 0$	L. Boltzmann, 1874
13.	Relativity	$E = mc^2$	Einstein, 1905
14.	Schrodinger's Equation	$i\hbar\frac{\partial}{\partial t}\Psi=H\Psi$	E. Schrodinger, 1927
15.	Information Theory	$H = -\sum p(x)\log p(x)$	C. Shannon, 1949
16.	Chaos Theory	$x_{t+1} = k x_t (1 - x_t)$	Robert May, 1975

However, the list is incomplete. There are numerous equations that help to determine the reliability of electronics products that DfR believes should be included. These formulas are all integral to DfR's Sherlock software and are the basis for the validation of the results obtained in an ADA analysis. Let's take a look at them.



Plated Through Hole Fatigue

Plated through holes (PTHs), also known as plated through vias (PTVs), are holes drilled through multilayer printed circuit boards (PCBs) that are electrochemically plated with a conductive metal (typically copper). These plated holes provide electrical connections between layers.

Because these plated holes are metallurgically bonded to annular rings on the top and bottom of the printed circuit board, they act like rivets and constrain the PCB. This constraint subjects the PTH to stresses when the PCB experiences changes in temperature.

PTH Fatigue is the circumferential cracking of plated through holes (PTHs) due to the differential expansion between the copper plating (~17 ppm) and the out-of-plane coefficient of thermal expansion (CTE) of the printed board (~45 to 70 ppm) during temperature variations. This failure mechanism was first reported by Bell Laboratories in 1976





PTH Fatigue is influenced by maximum temperature, minimum temperature, PTH diameter, PTH copper plating thickness, copper plating material properties (ductility, yield strength), printed board thickness, printed board out-of-plane material properties (CTE, elastic modulus), and defects within the copper plating (voids, folds, etch pits, etc.).

How does the software assess PTH Fatigue?

The software calculates a time to failure using the industry-accepted model published in IPC-TR-579, Round Robin Reliability Evaluation of Small Diameter Plated-Through Holes in Printed Wiring Boards. Life calculation for PTHs subjected to thermal cycling is a three step process. The first step is to calculate the stress being experienced by the copper barrel of the PTH. This is provided by the equations below,



where α is coefficient of thermal expansion (CTE), T is temperature, E is elastic modules, h is the board thickness, d is the hole diameter, t is the plating thickness, and E and Cu correspond to board and copper properties, respectively.

Once the stress is determined, the strain range is calculated by:

$$\Delta \varepsilon = \frac{\sigma}{E_{Cu}}, \text{ for } \sigma < S_{y}$$

$$\Delta \varepsilon = \frac{S_{y}}{E_{Cu}} + \frac{\sigma - S_{y}}{E_{Cu}}, \text{ for } \sigma > S_{y}$$

Where, Sy is the yield strength of copper. This strain is adjusted by two constants: a strain distribution (K_d) factor and a quality factor (K_Q).

$$\Delta \varepsilon_{\rm eff} = \Delta \varepsilon \left(K_{\rm d} \frac{10}{K_{\rm Q}} \right)$$

While the strain distribution factor tends to be set to a value of 1.6, K_Q is dependent upon the quality of the PTH (i.e., the presence of defects such as voids, cracks, folds, etc.). The quality factor can range from 0 to 10 with the following delineations:

- Extraordinary ($K_Q = 10$)
- Superior $(K_Q = 8.7)$
- Good $(K_Q = 6.7)$
- Marginal $(K_Q = 4.8)$
- Poor $(K_Q = 3.5)$

Once the strain range is defined, the cycles to failure (Nf) can be calculated iteratively

$$N_{f}^{-0.6} D_{f}^{0.75} + 0.9 \frac{S_{u}}{E} \left[\frac{\exp(D_{f})}{0.36} \right]^{0.1785 \log \frac{10^{5}}{N_{f}}} - \Delta \varepsilon = 0$$

with S_{u} being the ultimate tensile strength and D_{f} being ductility of the plated copper.

Reviewing the equations above, it can be seen that the designer and PCB manufacturer have the following controls over the reliability of PTHs

- Out-of-plane CTE of the printed board
- Plating thickness
- Aspect ratio (hole diameter over board thickness)
- Plating material properties (strength and ductility) and plating quality

Thermo-Mechanical Solder Joint Fatigue?

Solder joints, also known as interconnects, provide electrical, thermal, and mechanical connections between electronic components (passive, discrete, and integrated) and the substrate or board to which it is attached. Solder joints can be a first level (die to substrate) or second level (component package to printed board) connection. This module assesses the thermo-mechanical fatigue behavior of second-level solder joints.



During changes in temperature, the component and printed board will expand or contract by dissimilar amounts due to differences in the coefficient of thermal expansion (CTE). This difference in expansion or contraction will place the second-level solder joint under a shear load. This load, or stress, is typically far below the strength of the solder joint. However, repeated exposure to temperature changes, such as power on/off or diurnal cycles, can introduce damage into the bulk solder. With each additional temperature cycle this damage accumulates, leading to crack propagation and eventual failure of the solder joint.

The failure of solder joints due to thermo-mechanical fatigue is one of the primary wearout mechanisms in electronic products, primarily because inappropriate design, material selection, and use environments can result in relatively short times to failure

What are the drivers for Thermo-Mechanical Solder Joint Fatigue?

Thermo-mechanical solder joint fatigue is influenced by maximum temperature, minimum temperature, dwell time at maximum temperature, component design (size, number of I/O, etc.), component material properties (CTE, elastic modulus, etc.), solder joint geometry (size and shape), solder joint material (SnPb, SAC305, etc.), printed board thickness, and printed board in-plane material properties (CTE, elastic modulus).

How does the software assess Thermo-Mechanical Solder Fatigue?

The software calculates a time to failure using strain energy. The detailed methodology is provided by the equations below. The first equation, shown below, describes the force exerted on a solder joint during a thermal cycle.

$$\left(\alpha_2 - \alpha_1\right) \cdot \Delta \mathbf{T} \cdot \mathbf{L}_{\mathrm{D}} = \mathbf{F} \cdot \left(\frac{\mathbf{L}_{\mathrm{D}}}{\mathbf{E}_1 \mathbf{A}_1} + \frac{\mathbf{L}_{\mathrm{D}}}{\mathbf{E}_2 \mathbf{A}_2} + \frac{\mathbf{h}_{\mathrm{s}}}{\mathbf{A}_{\mathrm{s}} \mathbf{G}_{\mathrm{s}}} + \frac{\mathbf{h}_{\mathrm{c}}}{\mathbf{A}_{\mathrm{c}} \mathbf{G}_{\mathrm{c}}} + \left(\frac{2 - \nu}{9 \cdot \mathbf{G}_{\mathrm{b}} a}\right)\right)$$

where α is the CTE, T is temperature, L is one half component length, F is force, E is elastic modulus, A is effective solder joint area, G is the shear modulus, h is thickness and v is the Poisson ratio. The strain range induced in the solder joint during the thermal cycle is

~ ~ ~

$$\Delta \gamma = \frac{L_D}{h_s} \Delta \alpha \Delta T \cdot \left(\frac{D_{dwell}}{360}\right) \cdot e^{\left(2185^{6}\left(\frac{1}{398} - \frac{1}{T_{\text{max}}}\right)\right)}$$

The equations above are package-specific and account for the geometry, interconnect structure and material properties of the component and printed circuit board.

The stress on the solder joint is determined using the computed forces and this stress is combined with the strain to determine the energy dissipated by the solder during a thermal cycle through the following equation,

$$\Delta W = 0.5 \cdot \Delta \gamma \cdot \frac{F}{A_s}.$$

The resulting strain energy is used to compute the number of cycles to failure for the component under temperature cycling using equations developed by Syed (see below).

Sn3Ag0.5Cu --
$$N_f = (0.0019 \cdot \Delta W)^{-1}$$

63Sn37Pb -- $N_c = (0.0006061 \cdot \Delta W)^{-1}$

What is the Shock and Vibration Module?

The Shock/Vibration module in Sherlock utilizes the finite element method to predict the circuit card assembly (CCA) response during mechanical shock and harmonic or random vibration events. The board response results are then used to make predictions on the robustness of the CCA to these events. In the case of vibration, high cycle fatigue predictions are made to determine the life of the interconnect (lead and solder joint). The shock analysis results are used to determine if a critical stress due to board bending is exceeded.

Second level interconnects, provide electrical, thermal, and mechanical connections between electronic components (passive, discrete, and integrated) and the substrate or board to which it is attached. The vibration portion of the module assesses the high cycle fatigue behavior of second-level interconnects.

How does the Software Assess Vibration?

During exposure to vibration the circuit card assembly responds by cyclic deflecting in a manner that corresponds to its natural frequencies. These natural frequencies are dependent on the geometry, stiffness, mass and boundary conditions of the circuit card assembly. The software automatically generates the model and then utilizes the open source finite element analysis engine Calculix to conduct the shock and vibration response. **Error! Reference source not found.** shows vibration analysis of circuit board using Calculix. The Calculix FEA analysis engine was originally developed by Guido Dhondt¹ and is open source covered under GNU General Public License². The naming conventions and input style formats for CalculiX are based on those used by ABAQUS, a proprietary, general purpose finite element code developed and supported by Hibbitt, Karlsson & Sorensen, Inc (HKS) (http://www.abaqus.com). A discussion on CalculiX can be found at STRUCTURE (www.structuremag.org/article.aspx?articleID=1146), for validation of the CalculiX solver please visit bConverged (http://www.bconverged.com/benchmarks)



Figure 1: Sherlock FEA output showing Vibration Analysis of Circuit board

The software generates a three layer shell model of the circuit card assembly with six-node triangular elements that define the top components, bottom components and printed wiring board. These six-node shell elements are expanded into 15 node three-dimensional wedge elements automatically by CalculiX during analysis.

The output of the finite element analysis is post-processed by the software and the maximum board level strains for every component are recorded for use in determining whether that component fails during exposure to the shock and vibration loads. There are four types of vibration analyses that the software conducts:

- 1. Natural frequency extraction
- 2. Single point harmonic vibration
- 3. Swept harmonic vibration
- 4. Random vibration

The first analysis, natural frequency extraction, is used to extract the fundamental frequencies of the circuit card assembly.

For a reference describing the theory behind CalculiX CrunchiX the user is referred to:

Dhondt, G. The Finite Element Method for Three-Dimensional Thermomechanical Applications, Wiley, 2004 http://www.gnu.org/copyleft/gpl.html



How does the Software Assess Vibration Fatigue using Board Strains?

The failure of solder joints due to vibration is based upon a technique similar to that developed by Steinberg. The main modification is converting from a displacement based criteria to a board level strain criteria. The Steinberg critical PCB deflection at which a component will survive 10 million cycles during harmonic vibration or 20 million cycles during random vibration is:

$$Z_c = \frac{0.00022B}{chr\sqrt{L}}$$

Where:

B is length of PCB parallel to component c is a component packaging constant (typically between 0.75 and 2.25) h is the PCB thickness r is a relative position factor and is 1.0 when component is located at the center of the PCB L is component length

The main issue with this approach is that it is limited to simple board geometries (since the maximum deflection is always assumed to be at the center of the PCB) and doesn't account for board curvature. By utilizing finite element modeling the software eliminates some of the variables in the equation since they are accounted for in the FEA model. These include board length (B), position factor (r), board thickness (h), and the equation is simplified to:

$$\varepsilon_c = \frac{\zeta}{c\sqrt{L}}$$

 ζ is analogous to 0.00022B (B is the edge length of the PCB)but represents strain c is a component packaging constant (typically between 0.75 and 2.25) L is component length

The software uses this critical strain value and the FEA computed strain values to make fatigue predictions using the Basquin equation:

$$N_{FEA} = N_c \left(\frac{\mathcal{E}_c}{\mathcal{E}_{FEA}}\right)^b$$

DfR Solutions reliability designed, reliability delivered

Where:

 N_{FEA} is the predicted number of cycles to failure N_c is 10E6 for harmonic of 20E6 for random vibration ε_c is the critical strain value and is a function of component type and size ε_{FEA} is maximum printed circuit board strain recorded at the component b is the fatigue exponent and is dependent on the solder alloy

Currently, the software does not make fatigue predictions based on a mechanical shock loading. Mechanical shock is instead viewed as an overstress event and is based on exceeding a predefined board level strain. This analysis is an extension to the type of information provided in IPC-9704 for BGA devices. The software utilizes these limits as the generic values for all components.



Figure 3: Plot of Maximum Allowable Principal Strain vs. Strain Rate

If the strain level anywhere at the parts locations exceeds the acceptable amount the part is considered to fail the shock robustness portion of the analysis. Figure 3 shows plot of Maximum allowable principal strain vs. strain rate for circuit boards with variable thickness. The shock analysis utilizes the CalculiX based FEA to determine the circuit card assembly's response and the part level strains which occur during the shock event.

What is the Coefficient of Thermal Expansion?

Almost all materials exhibit a change in physical dimensions when subjected to temperature changes. The degree of expansion in response to a change in temperature is called the coefficient of thermal expansion.

The coefficient of thermal expansion (CTE) is critical because when two materials with different CTE are joined a stress is imparted because of the resultant displacement mismatch. This is the main driver of thermal-mechanical fatigue of electronic components.



During changes in temperature, the component and printed board will expand or contract by dissimilar amounts due to differences in the coefficient of thermal expansion (CTE). This difference in expansion or contraction will place the second-level solder joint under a shear load. This load, or stress, is typically far below the strength of the solder joint. However, repeated exposure to temperature changes, such as power on/off or diurnal cycles, can introduce damage into the bulk solder.

The calculation of the CTE of the printed circuit board is critical as input for determining thermomechanical fatigue of solder interconnects.

How is the PCB CTE Calculated

The Sherlock software uses lamina theory for calculating the CTE of printed circuit boards.

Printed circuit boards (PCBs) are composed of alternating layers of glass-reinforced epoxy laminate / prepreg and copper foil

The mechanical properties of the laminate and copper foil are

- Coefficient of thermal expansion, in-plane: CTExy
- Coefficient of thermal expansion, out-of-plane: CTEz
- Elastic modulus, in-plane: Exy
- Elastic modulus, out-of-plane: Ez

The stackup tool allows the copper thicknesses to be in oz / mil / microns, where 1 oz = 35 microns = 1.4 mil

Term definitions

- CTExypcb is the coefficient of thermal expansion, in-plane of the PCB
- CTEzpcb is the coefficient of thermal expansion, out of plane of the PCB

DfR Solutions reliability designed, reliability delivered

- Exypcb is the elastic modulus, in plane of the PCB
- Ezpcb is the elastic modulus, out of plane of the PCB
- CTExyIn is the coefficient of thermal expansion, in-plane of layer n (the first and last layer will always be copper)
- CTEzIn is the coefficient of thermal expansion, out of plane of layer n
- Exyln is the elastic modulus, in-plane of layer n
- EzIn is the elastic modulus, out of plane of layer n
- tln is the thickness of layer n
- tpcb is the overall thickness of the PCB

Calculating mechanical properties of the printed circuit board takes the general forms.

$$1/CTExypcb = \left[\left(\frac{tl1}{tpcb}\right)/CTExyl1 \right] + \left[\left(\frac{tl2}{tpcb}\right)/CTExyl2 \right] + \dots + \left[\left(\frac{t\ln}{tpcb}\right)/CTExy\ln\right] \right]$$

$$CTEzpcb = \left[CTEzl1 \times \left(\frac{tl1}{tpcb}\right) \right] + \left[CTExyl2 \times \left(\frac{tl2}{tpcb}\right) \right] + \dots + \left[CTExy\ln \left(\frac{t\ln}{tpcb}\right) \right] \right]$$

$$Exypcb = \left[Exyl1 \times \left(\frac{tl1}{tpcb}\right) \right] + \left[Exyl2 \times \left(\frac{tl2}{tpcb}\right) \right] + \dots + \left[Exy\ln \left(\frac{t\ln}{tpcb}\right) \right]$$

$$(Voigt composite)$$

$$1/Ezpcb = \left[\left(\frac{tl1}{tpcb}\right)/Exl1 \right] + \left[\left(\frac{tl2}{tpcb}\right)/Exyl2 \right] + \dots + \left[\left(\frac{t\ln}{tpcb}\right)/Exy\ln\right]$$

$$(Reuss composite)$$

The copper layers are computed assuming a combination of copper and unreinforced resin rich regions. This is a critical aspect of the CTE calculation especially when the copper weight increases above 2 oz.

This is just the beginning of the validation formulas that are integral to Sherlock. In Part II of this white paper DfR will address flex cracking of components, cyclic bending, Conductive Anodic Filament (CAF) and IC Wearout.

So, as previously stated, there are numerous equations that provide reliability validation. Look for the 2nd white paper to illustrate the rest that are currently in DfR's Sherlock software and provide the basis for a Physics of Failure (PoF) approach to reliability assessments.

Don't hesitate to contact DfR with any questions.

References

Plated Through Hole

- 1. (<u>http://www.slate.com/blogs/business insider/2014/03/12/mathematical equations 17 th</u> at changed the world.html
- 2. IPC-TR-579, Round Robin Reliability Evaluation of Small Diameter Plated-Through Holes in Printed Wiring Boards, September 1988
- 3. D. Goyal, H. Azimi, K.P. Chong and M.J. Lii, Reliability of high aspect ratio plated through holes (PTH) for advanced printed circuit board (PCB) packages, Proc. IRPS, 129-35 (1997).
- 4. T. Kobayashi and S. Hayashida, A study on reliability modeling for through hole cracking failure in thermal enhanced PBGA laminate, Proc. ECTC, 1658-60 (2000)
- 5. J. Smetana, Plated through hole reliability with high temperature lead-free soldering, The Board Authority, 4, 50-64 (2002)

Solder Joint Fatigue

- 6. Wolf, J.P. 1988. Soil Structure Interaction Analysis in Time Domain, Prentice-Hall, Englewood Cliffs, NJ.
- 7. Gazetas, G., "Formulas and Charts for Impedances of Surface and Embedded Foundations," J. Geotech. Engng., 1991, ASCE, 117(9), 1363-1381.
- 8. Engelmaier, W., "Chap. 17: Solder Attachment Reliability, Accelerated Testing, and Result Evaluation" in Solder Joint Reliability - Theory and Applications, edited by Lau, J. H., Van Nostrand Reinhold, New York, 1991, pp. 545-587.
- 9. "Guidelines for Accelerated Reliability Testing of Surface Mount Solder Attachments," IPC-SM-785, Institute for Interconnecting and Packaging Electronic Circuits, Lincolnwood, IL, July 1992.
- 10. Jih, E. and Pao, Y. H., June 1995 "Evaluation of Design Parameters for Leadless Chip Resistors Transactions of the ASME Journal of Electronic Packaging, pp. 94-99, Vol. 117.
- 11. Syed, A., "Accumulated Creep Strain and Energy Density Based Thermal Fatigue Life Prediction Models for SnAgCu Solder Joints," ECTC 2004, pp. 737-746 - corrected.
- 12. Qian Zhang, Abhijit Dasgupta, Dave Nelson, and Hector Pallavicini, "Systematic Study on Thermo-Mechanical Durability of Pb-Free Assemblies: Experiments and FE Analysis" Journal of Electronic Packaging, December 2005, Vol. 127, pp. 415 – 429
- 13. Suhling, et. al., "Thermal cycling reliability of lead free chip resistor solder joints",
- 14. Soldering and SMT, vol. 16, no. 2, pp. 77–87, Jun. 2004.
- 15. Woodrow, "Reliability and Leachate Testing of Lead-Free Solder Joints", IPC
- 16. Swan, et. al. ,"Development of Lead-Free Peripheral Leaded and PBGA Components to Meet MSL3 at 260° C Peak Reflow Profile", IPC APEX 2001
- 17. Unknown, RoHS Readiness, June 2004, update, Web-based
- 18. Qi, et al., "Temperature profile effects in accelerated thermal cycling of SnPb and Pbfree solder joints", Microelectronics Reliability (2005)
- 19. Qi, et. al., "Accelerated Thermal Fatigue of Lead-Free Solder Joints as a Function of Reflow Cooling Rate", Journal of ELECTRONIC MATERIALS, Vol. 33, No. 12, 2004

- 20. Qi, et. al., "Accelerated Thermal Cycling of Tin-Lead and Lead-Free Solder Joints"
- 21. Dusek et. al., "Compatibility of Lead-Free Alloys with Current PCB Materials", IMAPS 2002, pp. 110-115
- 22. Dusek, et. al., "Effect of PCB Finish, Processing and Microstructure on Lead-Free Solder Joint Reliability", NPL Report, September 2005
- 23. Schubert et. al., "Lead-free Solder Interconnects: Characterization testing and Reliability", Proceedings of the 3rd International Conference on Benefiting from Thermal and Mechanical Simulation in (micro)-Electronics (ESIME), Paris France, April 15-17, 2002, pp. 62-7

Coefficient of Expansion

- 24. Woo Seok Chin, Dai Gil Lee, Laminating rule for predicting the dielectric properties of Eglass/epoxy laminate composite, Composite Structures, Vol. 77, Issue 3, Feb 07, pp 373-38
- a. Density of E-glass (kg/m3), 2.54 × 103. Density of epoxy resin (kg/m3), 1.2 × 103 25. etd.wvu.edu/templates/showETD.cfm?recnum=3194
 - a. density of E-glass of 2.54 to. 2.59 g/cm3, which was obtained from ASTM D2734
- 26. Smith, W. F., Principles of Materials Science and Engineering, McGraw-Hill, 1990
 - a. density of E-glass is 2.54