

An Introduction to the RISC-V Architecture

Drew Barbier - Sr. Product Marketing Manager Date May, 2019




This presentation is targeted at embedded developers who want to learn more about RISC-V

At the end of this presentation you should have a basic understanding of RISC-V fundamentals and know where to find more information





3-Part Webinar Series



An Introduction to the RISC-V Architecture

SiFive's 2 Series Core IP

From a Custom 2 Series Core to Hello World in 30 Minutes

May 23rd

https://info.sifive.com/risc-v-second-webinar-series

3



How To Ask Questions



SiFive



RISC-V Introduction


RISC-V Origin Story (pronounced: risk five)



- Started as a "3-month project" in 2010 at UC Berkeley
 - Required a simple ISA which could be extended
 - Commercial ISAs were too complex and presented IP legal issues

What is **RISC-V**?

- A high-quality, license-free, royalty-free RISC ISA
- Standard maintained by the non-profit RISC-V Foundation
- Suitable for all types of computing systems
 - From Microcontrollers to Supercomputers
- **RISC-V** is available freely under a permissive license
- RISC-V is not...
 - A Company
 - A CPU implementation



Inventors of RISC-V

SiFive

7

 RISC-V Foundation is a non-profit organization formed in August 2015 to publicly govern the ISA

• Foundation Functions

- Directs future development of ISA
- Compliance tests
- Promotion of the ISA
- >230 members representing a wide range of markets



Foundation Mission Statement

RISC-V®

The RISC-V Foundation is a non-profit consortium chartered to standardize, protect, and promote the free and open RISC-V instruction set architecture together with its hardware and software ecosystem for use in all computing devices.

29 November 2016

RISC-V Foundation





Status of the RISC-V Specifications



• User Mode - version 2.2 Ratified

- Frozen in 2014 at version 2.0
- Updates since 2.0:
 - CSR and FENCE.I instructions moved out of base extension "I"
 - Memory model clarifications

• Privilege Mode - version 1.11 Ratified

- Version 1.11 ratified May 2019
- Debug Spec version 0.13 Ratified
- Specifications in Progress
 - Hypervisor Extension version 0.3 Draft
 - Vector Extension version 0.7 Draft
 - And many more

• Participate - <u>https://riscv.org</u>

- Join the mailing list
- Become a member

The RISC-V Instruction Set Manual Volume I: Unprivileged ISA Document Version 20190305-Base-Ratification

Editors: Andrew Waterman¹, Krste Asanović^{1,2} ¹SiFive Inc., ²CS Division, EECS Department, University of California, Berkeley andrew@sifive.com, krste@berkeley.edu May 4, 2019



RISC-V Basics

- RISC-V uses a standard naming convention to describe the ISAs supported in a given implementation
- ISA Name format: RV[###][abc.....xyz]
 - RV Indicates a RISC-V architecture
 - [###] {32, 64, 128} indicate the width of the integer register file and the size of the user address space
 - [abc...xyz] Used to indicate the set of extensions supported by an implementation.



RV64GC



• Extensions define instructions

- "I" for Integer is the only required extension in a RISC-V implementation and defines 40 instructions
- The RISC-V Specification defines a number of "Standard Extensions"
 - Standard Extensions are defined by the RISC-V Foundation and are optional
- RISC-V allows for custom, "Non-Standard", extensions in an implementation
- Putting it all together (examples)
 - RV32I The most basic RISC-V implementation
 - RV32IMAC Integer + Multiply + Atomic + Compressed
 - RV64GC 64bit IMAFDC
 - RV64GCXext IMAFDC + a non-standard extension

Extension	Description
I	Integer
М	Integer Multiplication and Division
А	Atomics
F	Single-Precision Floating Point
D	Double-Precision Floating Point
G	General Purpose = IMAFD
С	16-bit Compressed Instructions
Non-S	tandard User-Level Extensions
Xext	Non-standard extension "ext"

Common RISC-V Standard Extensions *Not a complete list

Register File

• RV32I/64I have 32 Integer Registers

- Optional 32 FP registers with the F and D extensions
- RV32E reduces the register file to 16 integer registers for area constrained embedded devices
- Width of Registers is determined by ISA
- RISC-V Application Binary Interface (ABI) defines standard functions for registers
 - Allows for software interoperability
- Development tools usually use ABI names for simplicity

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	-
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	-
x4	tp	Thread pointer	-
x5-7	t0-2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function Arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller

14

RISC-V Modes

- **RISC-V Privileged Specification defines 3 levels of** privilege, called Modes
- Machine mode is the highest privileged mode and the only required mode
 - Flexibility allows for a range of targeted ____ implementations from simple MCUs to high-performance Application Processors
- Machine, Hypervisor, Supervisor modes each have Control and Status Registers (CSRs)
 - More on these later

	RISC-V Modes	
Level	Name	Abbr.
0	User/Application	U
1	Supervisor	S
2	Hypervisor	HS
3	Machine	М

Supported Combir	nations of Modes
Supported Levels	Modes
1	М
2	M <i>,</i> U
3	M, S, U
4	M, HS, S, U



RISC-V Instructions



Base Integer ISA Encoding

- 32-bit fixed-width, naturally aligned instructions
- rd/rs1/rs2 in fixed location, no implicit registers
- Immediate field (instr[31]) always sign-extended
- Instruction Encoding Types
 - R-type Register
 - I-type Immediate
 - S-type Stores
 - U-Type Loads with immediate
- Reserved opcode space for custom instructions
 - This opcode space will not be used by future standard extensions
 - instr[6:0] = 0b0001011 and 0b0101011

31	$25 \ 24$	$20 \ 1$	9 1	15 14 12	11 7	6	0
funct	7	rs2	rs1	funct3	rd	opcode	R-type
i	mm[11:0]		rs1	funct3	rd	opcode	I-type
		10					
imm[1]	:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
	im	n[31:12]			rd	opcode	U-type



RISC-V Reference Card

N 🛃 🗖	219	50-7	1 1	2	3	RISC-V Reference Card
Base Integer I	nstr	uctions		u u		-
ategory Name	Fmt					
bads Load Byte	I	LB	rd,rs1,imm			
Load Halfword	I	LH	rd,rs1,imm			
Load Word	I	$L\{W D Q\}$	rd, rs1, imm			
Load Byte Unsigned	I	LBU	rd,rs1,imm			
Load Half Unsigned	I	L{H W D}U	rd, rs1, imm			
tores Store Byte	-	SB	rs1,rs2,imm			
Store Halfword	S	SH	rs1,rs2,imm			
Store Word		s{W D Q}	rs1,rs2,imm			
hifts Shift Left	R	the second s	rd,rs1,rs2			
Shift Left Immediate			rd, rs1, shamt			
Shift Right			rd,rs1,rs2			
Shift Right Immediate		and the second second second second second	rd,rs1,shamt			
Shift Right Arithmetic			rd,rs1,rs2			
Shift Right Arith Imm			rd, rs1, shamt			
ithmetic ADD			rd,rs1,rs2			
ADD Immediate			rd,rsl,imm			
SUBtract			rd,rs1,rs2			
Load Upper Imm		LUI	rd,imm			
Add Upper Imm to PC		AUIPC	rd, imm			
gical XOR	11117	XOR	rd,rs1,rs2			
XOR Immediate		XORI	rd,rsl,imm			
OR		OR	rd,rs1,rs2			
OR Immediate		ORI	rd,rsl,imm			
AND		AND	rd,rs1,rs2			
AND Immediate		ANDI	rd,rsl,imm			
mpare Set <		SLT	rd,rsl,rs2			
Set < Immediate		SLTI	rd,rsl,imm			
Set < Unsigned		SLTU	rd,rs1,rs2			
Set < Imm Unsigned		SLTIU	rd,rsl,imm			
anches Branch =		BEQ	rsl,rs2,imm			
Branch ≠		BNE	rs1,rs2,imm			
	SB		rs1,rs2,imm			
	SB		rs1,rs2,imm			
		BLTU	rs1,rs2,imm			
		BGEU	and the second second			
	UJ		rsl,rs2,imm rd,imm			
Jump & Link Register		JALR				
nch Synch thread	-	FENCE	rd,rsl,imm			
Synch Instr & Data		FENCE.I				
stem System CALL		SCALL				
System BREAK		SCALL				
	-	1000-000 (1000-0000)				
unters ReaD CYCLE		RDCYCLE	rd			
aD CYCLE upper Half		RDCYCLEH	rd	31 30 25 24 21 20 19 15 14 12 11 8 7	6 0	
ReaD TIME		RDTIME	rd	funct7 rs2 rs1 funct3 rd	opcode	
ReaD TIME upper Half			rd	I imm[11:0] rs1 funct3 rd	opcode	
ReaD INSTR RETired		RDINSTRET		S imm[11:5] rs2 rs1 funct3 imm[4:0] SB imm[12] imm[10:5] rs2 rs1 funct3 imm[4:1]	opcode	
D THICTTO				SH Limm 12 Limm 115 rs2 rs1 funct3 Limm		
eaD INSTR upper Half	I	RDINSTRETH	rd	U imm[31:12] rd	opcode	



RISC-V Reference Card


	(12	50-	1					2)			3	RISC-V Re	ter	ence	Card
Base Integer In	nstr	uctions (32	2 64 128)	RV Privi	ileged Inst	ructio	ons (3)	2 64 128)	3 Optional FP	Exte	ensions: RV32	${F D Q}$	Optional Compr	essec	d Instru	ctions: RVC
Category Name	Fmt	RV{32 6	4 128)I Base	Category	Name	Fmt R	RV mnen	nonic	Category Name	Fm	RV{F D Q} (F	HP/SP,DP,QP)	Category Name	Fmt		RVC
Load Byte	I	LB	rd,rsl,imm	CSR Access	Atomic R/W	R C	SRRW	rd,csr,rs	Load Load	I	FL{W,D,Q}	rd,rs1,imm	Loads Load Word	CL	C.LW	rd',rsl',im
Load Halfword	Ι	LH	rd,rs1,imm	Atomic R	Read & Set Bit	R C	SRRS	rd,csr,rs	Store Store	S	FS{W,D,Q}	rs1,rs2,imm	Load Word S	P CI	C.LWSP	rd,imm
Load Word	Ι	$L\{W D Q\}$	rd,rsl,imm	Atomic Rei	ad & Clear Bit	R C	SRRC	rd, csr, rsi	Arithmetic ADI	R	FADD. {S D Q}	rd,rs1,rs2	Load Doub	e CL	C.LD	rd',rsl',im
Load Byte Unsigned	I	LBU	rd,rs1,imm	Ator	mic R/W Imm	R C	SRRWI	rd,csr,im	SUBtract	R	FSUB. {S D Q}	rd,rs1,rs2	Load Double S	P CI	C.LWSP	rd,imm
Load Half Unsigned	I	L{H W D}U	rd,rs1,imm	Atomic Read 8	k Set Bit Imm	R CS	SRRSI	rd,csr,im	MULtiply	R	FMUL. {S D Q}	rd,rs1,rs2	Load Qua	d CL	C.LQ	rd',rsl',in
Stores Store Byte		SB	rs1,rs2,imm	Atomic Read & (Clear Bit Imm	RC	SRRCI	rd, csr, im	DIVide	R	FDIV. (S D Q)	rd,rs1,rs2	Load Quad S	Constant of the		rd,imm
Store Halfword	S	SH	rs1,rs2,imm	Change Level	Env. Call	R EC	CALL		SOuare RooT	R	FSQRT. (SIDIQ)	rd,rs1	Load Byte Unsigne	d CL	C.LBU	rd',rsl',i
Store Word	S	S{W D O}	rs1,rs2,imm	Environme	nt Breakpoint	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	BREAK		KANNAR AND	100000000	FMADD.{S D 0}		Float Load Wor	SS 23300	C.FLW	rd',rsl',i
Shifts Shift Left	11/2/201		rd,rs1,rs2	11.000.0053(6)(60.000	nment Return	RE	RET		Multiply-SUBtract	100202	FMSUB. {S D Q}		Float Load Doub	11 35271	100000000	rd',rsl',i
Shift Left Immediate	I		rd,rsl,shamt	Trap Redirect		R M	IRTS		Negative Multiply-SUBtract	1000			Float Load Word S	2223	C.FLWSP	
Shift Right	R		rd,rs1,rs2	Redirect Trap			RTH		Negative Multiply-ADD	1000			Float Load Double S	200 10000000		CONTRACTOR OF A
Shift Right Immediate	I		rd,rs1,shamt	Hypervisor Trap			IRTS		Sign Inject SiGN source				Stores Store Word	ania (27,050,053)	C.SW	rsl',rs2',
Shift Right Arithmetic	3335		rd,rs1,rs2	Interrupt Wa	N (1994) 100 100 100		IFI		Negative SiGN source	10.252			Store Word S	C	a second s	rs2,imm
Shift Right Arith Imm	I		rd,rsl,shamt		ervisor FENCE			VM rsl	Xor SiGN source	1.	FSGNJX. {S D Q}		Store Doub			rsl',rs2',
Arithmetic ADD	R		rd,rs1,rs2					ion: RV32M			FMIN.{S D Q}	rd,rs1,rs2	Store Double S			rs2,imm
ADD Immediate	T	ADDI { W D }		Category	Name Fmt			(Mult-Div)	MAXimum	111022	FMAX. {S D Q}	rd,rs1,rs2	Store Qua	20 0 C 20	· '공항이었어' 전망신 영상 다. · · ·	rsl',rs2',
SUBtract	R		rd,rs1,rs2	and a state of the state of the	In the second	MUL { W		rd,rs1,rs2	Compare Compare Float	11111	FEO. (S D O)	rd,rs1,rs2	Store Quad S	100 000001		rs2,imm
		LUI		MULtiply up	100	MULH			Compare Float <		FLT. {S D Q}		Float Store Wor			
Load Upper Imm			rd,imm		1000 000000	000000		rd,rs1,rs2		10000		rd,rsl,rs2	0.0000000000000000000000000000000000000	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	100 (CAR)	rd',rsl',i
Add Upper Imm to PC		AUIPC	rd,imm	MULtiply Half S	22002202222001 COLOR	MULHSU		rd,rs1,rs2	Compare Float ≤	1.352	FLE.{S D Q}	rd,rs1,rs2	Float Store Doub			rd',rsl',i
ogical XOR		XOR	rd,rs1,rs2	MULtiply upper H	CONTRACTOR INCOME	MULHU	10000000	rd,rs1,rs2	Categorize Classify Typ				Float Store Word S	Contraction of the second		
XOR Immediate		XORI	rd,rs1,imm	Divide		DIV{ W	1.201	rd,rsl,rs2	Move Move from Integer		and the second se	rd,rsl rd,rsl	Float Store Double S			
OR	R	OR	rd,rs1,rs2	DIVide U	CONTRACTOR OF STREET, S	DIVU		rd,rs1,rs2	Move to Integer		FMV.X.S		Arithmetic ADD		C.ADD	rd,rs1
OR Immediate		ORI	rd,rs1,imm	RemainderRE	0.5120.0000000 X8244	REM{ W	1917 D. 197	rd,rs1,rs2	Convert Convert from In				ADD Wor	177 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	C.ADDW	rd',rs2
AND		AND	rd,rs1,rs2		nsigned R	A strange of strange of the set			Convert from Int Unsigned				ADD Immediat	10 C C C C C C C C C C C C C C C C C C C	A REPORT OF A REPORT OF A	rd,imm
AND Immediate		ANDI	rd,rsl,imm					ension: RVA			FCVT.W.{S D Q}		ADD Word Im		C.ADDIW	rd,imm
Compare Set <		SLT	rd,rs1,rs2	Category	Name Fmt			128}A (Atomic)	Convert to Int Unsigned		FCVT.WU.{S D Q		ADD SP Imm * 1	0.000		
Set < Immediate		SLTI	rd,rs1,imm	Load Load Re		LR.{W		rd,rs1	Configuration Read Stat	1.221		rd	ADD SP Imm *	and a state		SPN rd', imm
Set < Unsigned		SLTU	rd,rs1,rs2	Store Store Co		SC.{W		rd,rs1,rs2		10.00	FRRM	rd	Load Immediat		C.LI	rd,imm
Set < Imm Unsigned		SLTIU	rd,rsl,imm	Swap				Q} rd,rs1,rs2			FRFLAGS	rd	Load Upper Im		C.LUI	rd,imm
Branches Branch =	SB	BEQ	rs1,rs2,imm	Add	ADD R	AMOADD	D.{W D	Q} rd,rs1,rs2	Swap Status Reg	R	FSCSR	rd,rs1	Mov	/e CR	C.MV	rd,rs1
Branch ≠	SB	BNE	rs1,rs2,imm	Logical	XOR R	AMOXOR	R.{W D	Q} rd,rs1,rs2	Swap Rounding Mode	R	FSRM	rd,rs1	SU	B CR	C.SUB	rd',rs2
Branch <	SB	BLT	rs1,rs2,imm		AND R	AMOAND	D.{W D	Q} rd,rs1,rs2	Swap Flags	R	FSFLAGS	rd,rs1	SUB Wor	d CR	C.SUBW	rd',rs2
Branch ≥	SB	BGE	rs1,rs2,imm		OR R	AMOOR.	. {W D Q	} rd,rs1,rs2	Swap Rounding Mode Imm	I	FSRMI	rd,imm	Logical XOR		C.XOR	rd',rs2
Branch < Unsigned	SB	BLTU	rs1,rs2,imm	Min/Max MI	Nimum R	AMOMIN	N. {W D	Q} rd,rs1,rs2	Swap Flags Imm	I	FSFLAGSI	rd,imm	01	t CS	C.OR	rd',rs2
Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm	MA	Ximum R	AMOMAX	X. {W D	Q} rd,rs1,rs2	3 Optional FP Exte	nsi	ions: RV{64 12	28}{F D Q}	AN	D CS	C.AND	rd',rs2
Jump & Link J&L	UJ	JAL	rd,imm	MINimum U				Q} rd,rs1,rs2		1. 2.1.1	C C LETERA	HP/SP,DP,QP)	AND Immedial	e CB	C.ANDI	rd',rs2
Jump & Link Register	I	JALR	rd,rsl,imm	MAXimum U	nsigned R	AMOMAX	XU.{W D	Q} rd,rs1,rs2	Move Move from Integer			rd,rs1	Shifts Shift Left Imn	I CI	C.SLLI	rd,imm
Synch Synch thread	Ι	FENCE							Move to Integer	R	FMV.X.{DQ}	rd,rs1	Shift Right Immediat	e CB	C.SRLI	rd',imm
Synch Instr & Data	I	FENCE.I							Convert Convert from In	R	FCVT. {S D Q}. {	L T} rd,rs1	Shift Right Arith Im	m CB	C.SRAI	rd',imm
System System CALL	I	SCALL							Convert from Int Unsigned	R	FCVT. {S D Q}. {	L T}U rd,rs1	Branches Branch=0	CB	C.BEQZ	rsl',im
System BREAK	I	SBREAK		16-bit (RVC)	and 32-bit	Instruc	ction Fe	ormats	Convert to Int	R	FCVT. {L T}. {S	D Q} rd,rs1	Branch≠	0 CB	C.BNEZ	rsl',im
Counters ReaD CYCLE	I	RDCYCLE	rd						Convert to Int Unsigned	R	FCVT. {L T}U. {S	DQ rd,rs1	Jump Jump	Cont 1000000000	C.J	imm
ReaD CYCLE upper Half	I		rd		2 11 10 9 8 rd/rs1								Jump Registe		1000000	rd,rs1
ReaD TIME	I	RDTIME	rd	CSS funct3 im			rs2 imm	op R 31		19	15 14 12 11 8	7 6 0	Jump & Link 38		C.JAL	imm
ReaD TIME upper Half	I	RDTIMEH	rd	CIW funct3	imm		rs2	op I	funct7 rs2	ŤS.		rd opcode	Jump & Link Registe	1000	C.JALR	rsl
ReaD INSTR RETired	I	RDINSTRET		funct3	imm		rď	op c	imm[11:0] mm[11:5] rs2	TS TS		rd opcode n[4:0] opcode	System Env. BREAK	and second		
	1000	RDINSTRET		CS funct3	imm rsl			op	mm 11:5 rs2 2 imm 10:5 rs2	rs.			CITY DICHT		10. BBREA	
ReaD INSTR upper Half	100				imm rsl											




Compressed Instructions (C Extension)

- Most base integer instructions "Compress" to 16-bit equivalents
 - 1:1 mapping of compressed instructions to standard instructions
- Smaller code size can reduce cost in embedded systems
 - Directly resulting in smaller Flash/ROM/RAM
- Smaller code size can increase performance and reduce power
 - Better utilization of Cache RAMs
 - Fewer transactions across high power interfaces (DRAM, Flash, etc...)
- **RV64 can also use the C Extension**








A Microcontroller


Code Size Comparison - SpecInt 2006



- RISC-V is smallest ISA for 32- and 64-bit processors in SpecInt2k6
- All results with same GCC compiler and options



- Atomic memory operations (AMO) perform Read-Modify-Write operations in a single Atomic instruction
 - Logical, Arithmetic, Swap
 - Acquire (aq) and Release (rl) bits for release consistency
- Load-Reserved/Store-Conditional pairs
 - Guaranteed forward progress for short sequences




```
li t0, 1 # Initialize swap value.
again:
   amoswap.w.aq t0, t0, (a0) # Attempt to acquire
lock.
   bnez t0, again # Retry if held.
   # ...
   # Critical section.
   # ...
   amoswap.w.rl x0, x0, (a0) # Release lock by
storing 0.
```

Example RISC-V Spinlock

SiFive

Fence Instructions

- Fences are used to enforce program order on device I/O and memory accesses
- FENCE instruction format
 - FENCE predecessor, successor
 - Predecessor/successor can be
 - R,W,I,O
 - FENCE RWIO, RWIO full barrier







CSR and ECALL Instructions

- Control and Status Registers (CSRs) have their own dedicated instructions :
 - Read/Write
 - Read and Set bit
 - Read and Clear bit
- Environment Call instruction used to transfer control to the execution environment and a higher privileged mode
 - Triggers a synchronous Interrupt (discussed later)
 - Example: User mode program can use an ECALL to transfer control to a Machine mode OS kernel, aka System Call



RISC-V Control and Status Registers (CSR)

What are Control and Status Registers (CSRs)

- CSRs are Registers which contain the working state of a RISC-V machine
- CSRs are specific to a Mode
 - Machine Mode has ~17 CSRs (not including performance monitor CSRs)
 - Supervisor Mode has a similar number, though most are subsets of their equivalent Machine Mode CSRs
 - Machine Mode can also access Supervisor CSRs
- CSRs are defined in the RISC-V privileged specification
 - We will cover a few key CSRs here





Identification CSRs

- misa Machine ISA Register
 - Reports the ISA supported by the hart (i.e. RV32IMAC)
- *mhartid* Machine hart ID
 - Integer ID of the Hardware Thread
 - _
- *mvendorid* Machine Vendor ID
 - JEDEC Vendor ID
 - —
- marchid Machine Architecture ID
 - Used along with *mvendorid* to identify a implementation. No format specified
- *mimpid* Machine Implementation ID
 - Implementation defined format





Machine Status (*mstatus*) - The Most Important CSR

Control and track the hart's current operating state

Bits	Field Name	Description
0	UIE	User Interrupt Enable
1	SIE	Supervisor Interrupt Enable
2	Reserved	
3	MIE	Machine Interrupt Enable
4	UPIE	User Previous Interrupt Enable
5	SPIE	Supervisor Previous Interrupt Enable
6	Reserved	
7	MPIE	Machine Previous Interrupt Enabler
8	SPP	Supervisor Previous Privilege
[10:9]	Reserved	
[12:11]	MPP	Machine Previous Privilege

Bits	Field Name	Description
[14:13]	FS	Floating Point State
[16:15]	XS	User Mode Extension State
17	MPRIV	Modify Privilege (access memory as MPP)
18	SUM	Permit Supervisor User Memory Access
19	MXR	Make Executable Readable
20	TVM	Trap Virtual memory
21	TW	Timeout Wait (traps S-Mode wfi)
22	TSR	Trap SRET
[23:30]	Reserved	
[31]	SD	State Dirty (FS and XS summary bit)

RV32 mstatus CSR



Timer CSRs

- mtime
 - RISC-V defines a requirement for a counter exposed as a memory mapped register
 - There is no frequency requirement on the timer, but
 - It must run at a constant frequency
 - The platform must expose frequency

- mtimecmp
 - RISC-V defines a memory mapped timer compare register
 - Triggers an interrupt when mtime is greater than or equal to mtimecmp

Bits	Field Name	Description
[63:0]	mtime	Machine Time Register

Bits	Field Name	Description
[63:0]	mtimecmp	Machine Time Compare Register

mtime CSR

mtimecmp CSR

SiFive

• Most of the Machine mode CSRs have Supervisor mode equivalents

- Supervisor mode CSRs can be used to control the state of Supervisor and User Modes.
- Most equivalent Supervisor CSRs have the same mapping as Machine mode without Machine mode control bits
- *sstatus, stvec, sip, sie, sepc, scause, satp,* and more
- *satp* Supervisor Address Translation and Protection Register
 - Used to control Supervisor mode address translation and protection

Bits	Field Name	Description
[21:0]	PPN	Physical Page Number of the root page table
[30:22]	ASID	Address Space Identifier
31	MODE	MODE=1 uses Sv32 Address Translation


RV32 satp CSR

Bits	Field Name	Description
[43:0]	PPN	Physical Page Number of the root page table
[59:44]	ASID	Address Space Identifier
[63:60]	MODE	Encodings for Sv32, Sv39, Sv48

RV64 satp CSR

RISC-V has support for Virtual Memory allowing for sophisticated memory management and OS support (Linux)

- Requires an S-Mode implementation
- Sv32
 - 32bit Virtual Address
 - 4KiB, 4MiB page tables (2 Levels)
- Sv39 (requires an RV64 implementation)
 - 39bit Virtual Address
 - 4KiB, 2MiB, 1GiB page tables (3 Levels)
- Sv48 (requires an RV64 implementation)
 - 48bit Virtual Address
 - 4KiB, 2MiB, 1 GiB, 512GB page tables (4 Levels)
- Page Tables also contain access permission attributes






Virtual Memory

Physical Memory Protection (PMP)

- Can be used to enforce access restrictions on less privileged modes
 - Prevent Supervisor and User
 Mode software from accessing unwanted memory
- Up to 16 regions with a minimum region size of 4 bytes
- Ability to Lock a region
 - A locked region enforces permissions on all accesses, including M-Mode
 - Only way to unlock a region is a Reset



31




RISC-V Interrupts



RISC-V Interrupts

• **RISC-V defines the following interrupts per Hart**

- Software architecturally defined software interrupt
- Timer architecturally defined timer interrupt
- External Peripheral Interrupts
- Local Hart specific Peripheral Interrupts
- Optionally per privilege level
 - Can have Supervisor Software/Timer/Machine Interrupts
 - Can have User Software/Timer/Machine
- Local interrupts are optional and implementation specific
 - Can be used for hart-specific peripheral interrupts
 - Useful for latency-sensitive embedded systems or small embedded systems with a small number of interrupts





Machine Status (mstatus) – As it relates to Interrupts

Bits	Field Name	Description
0	UIE	User Interrupt Enable
1	SIE	Supervisor Interrupt Enable
2	Reserved	
3	MIE	Machine Interrupt Enable
4	UPIE	User Previous Interrupt Enable
5	SPIE	Supervisor Previous Interrupt Enable
6	Reserved	
7	MPIE	Machine Previous Interrupt Enabler
8	SPP	Supervisor Previous Privilege
[10:9]	Reserved	
[12:11]	MPP	Machine Previous Privilege

Bits	Field Name	Description	
[14:13]	FS	Floating Point State	
[16:15]	XS	User Mode Extension State	
17	MPRIV	Modify Privilege (access memory as MPP)	
18	SUM	Permit Supervisor User Memory Access	
19	MXR	Make Executable Readable	
20	TVM	Trap Virtual memory	
21	TW	Timeout Wait (traps S-Mode wfi)	
22	TSR	Trap SRET	
[23:30]	Reserved		
[31]	SD	State Dirty (FS and XS summary bit)	

RV32 mstatus CSR

- M/S/U IE Global Interrupt Enables for Modes which supports interrupts
- M/S/U PIE Encodes the state of interrupt enables prior to an interrupt.
 - These bits can also be written to in order to enable interrupts when returning to lower privilege modes
- M/S PP Encodes the privilege level prior to the previous interrupt
 - These bits can also be written to in order to enter a lower privilege mode when executing MRET or SRET instructions



Machine Interrupt Cause CSR (mcause)

- Interrupts are identified by reading the *mcause* CSR
- The *interrupt* field determines if a trap was caused by an interrupt or an exception

Bits	Field Name	Description
XLEN-1	Interrupt	Identifies if an interrupt was synchronous or asynchronous
[XLEN-2:0]	Exception Code	Identifies the exception

mcause CSR

Interrupt = 1 (interrupt)Exception CodeDescription Description0User Software Interrupt1Supervisor Software Interrupt2Reserved3Machine Software Interrupt4User Timer Interrupt5Supervisor Timer Interrupt6Reserved7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved11Machine External Interrupt				
Code0User Software Interrupt1Supervisor Software Interrupt2Reserved3Machine Software Interrupt4User Timer Interrupt5Supervisor Timer Interrupt6Reserved7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved	Interrupt = 1 (interrupt)			
1Supervisor Software Interrupt2Reserved3Machine Software Interrupt4User Timer Interrupt5Supervisor Timer Interrupt6Reserved7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved	•	Description		
2Reserved3Machine Software Interrupt4User Timer Interrupt5Supervisor Timer Interrupt6Reserved7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved	0	User Software Interrupt		
2Necented3Machine Software Interrupt4User Timer Interrupt5Supervisor Timer Interrupt6Reserved7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved	1	Supervisor Software Interrupt		
4User Timer Interrupt5Supervisor Timer Interrupt6Reserved7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved	2	Reserved		
5Supervisor Timer Interrupt6Reserved7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved	3	Machine Software Interrupt		
6Reserved7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved	4	User Timer Interrupt		
7Machine Timer Interrupt8User External Interrupt9Supervisor External Interrupt10Reserved	5	Supervisor Timer Interrupt		
8User External Interrupt9Supervisor External Interrupt10Reserved	6	Reserved		
9Supervisor External Interrupt10Reserved	7	Machine Timer Interrupt		
10Reserved	8	User External Interrupt		
	9	Supervisor External Interrupt		
11 Machine External Interrupt	10	Reserved		
	11	Machine External Interrupt		
12 - 15 Reserved	12 - 15	Reserved		
≥16 Local Interrupt X	≥16	Local Interrupt X		

Inte	errupt = 0 (exception)
Exception Code	Description
0	Instruction Address Misaligned
1	Instruction Access Fault
2	Illegal Instruction
3	Breakpoint
4	Load Address Misaligned
5	Load Access Fault
6	Store/AMO Address Misaligned
7	Store/AMO Access Fault
8	Environment Call from U-mode
9	Environment Call from S-mode
10	Reserved
11	Environment Call from M-mode
12	Instruction Page Fault
13	Load Page Fault
14	Reserved
15	Store/AMO Page Fault
≥16	Reserved



- *mie* used to enable/disable a given interrupt
- *mip* indicates which interrupts are currently pending
 - Can be used for polling
- Lesser-privilege bits in *mip* are writeable
 - i.e. Machine-mode software can be used to generate a supervisor interrupt by setting the STIP bit
- *mip* has the same mapping as *mie*

Bits	Field Name	Description
0	USIE	User Software Interrupt Enable
1	SSIE	Supervisor Software Interrupt Enable
2	Reserved	
3	MSIE	Machine Software Interrupt Enable
4	UTIE	User Timer Interrupt Enable
5	STIE	Supervisor Timer Interrupt Enable
6	Reserved	
7	MTIE	Machine Timer Interrupt Enable
8	UEIE	User External Interrupt Enable
9	SEIE	Supervisor External Interrupt Enable
10	Reserved	
11	MEIE	Machine External Interrupt Enable
12-15	Reserved	
≥16	LIE	Local Interrupt Enable

mie CSR



Machine Trap Vector CSR (*mtvec*)

mtvec sets the Base interrupt vector and the interrupt Mode

Bits	Field Name	Description
[XLEN-1:6]	Base	Machine Trap Vector Base Address. 64-byte Alignment
[1:0]	Mode	MODE Sets the interrupt processing mode.

mtvec CSR


• *mtvec*.Mode = Direct

- All Interrupts trap to the address *mtvec*.Base
- Software must read the *mcause* CSR and react accordingly
- *mtvec*.Vectored
 - Interrupts trap to the address *mtvec*.Base + (4**mcause*.ExCode)
 - Eliminates the need to read mcause for asynchronous exceptions

mtvec Modes			
Value	Name	Description	
0x0	Direct	All Exceptions set PC to mtvec.BASE Requires 4-Byte alignment	
0x1	Vectored	Asynchronous interrupts set pc to mtvec.BASE + (4×mcause.EXCCODE) Requires 4-Byte alignment	
> 0x01		Reserved	



- On entry, the RISC-V hart will
 - Save the current state



- Then set PC = mtvec, mstatus.MIE = 0
- MRET instruction restores state



• Typical trap handler software will

```
Push Registers
...
interrupt = mcause.msb
if interrupt
branch isr_handler[mcause.code]
else
branch exception_handler[mcause.code]
...
Pop Registers
MRET
```

Interrupt handler pseudo code




Interrupt Handler Code

RISC-V Assembly interrupt handler to Push and Pop register file



C Code Handler determines interrupt cause and branches to the appropriate function



SiFive



Compiler Interrupt Attribute

- Pushing and Popping Registers in Assembly is a pain
- The *interrupt* attribute was added to GCC to facilitate interrupt handlers written entirely in C
 - Interrupt functions only saves/restores necessary registers onto the stack
 - Align function on an 8-byte boundary
 - Calles MRET after popping register file back off the stack

Interrupt handler with *interrupt* attribute. No assembly Code necessary

```
void handle_trap(void) __attribute((interrupt));
void handle_trap()
{
    unsigned long mcause = read_csr(mcause);
    if (mcause & MCAUSE_INT) {
        //mask interrupt bit and branch to handler
        isr_handler[mcause & MCAUSE_CAUSE] ();
    } else {
        //synchronous exception, branch to handler
        exception_handler[mcause & MCAUSE_CAUSE]();
    }
}
//write handle trap address to mtvec
```


write_csr(mtvec, ((unsigned long)&handle_trap));

40



RISC-V Global Interrupts

- RISC-V defines Global Interrupts as a Interrupt which can be routed to any hart in a system
- Global Interrupts are prioritized and distributed by the Platform Level Interrupt Controller (PLIC)
- The PLIC is connected to the External Interrupt signal for 1 or more harts in an implementation






PLIC Interrupt Code Example

- In this example an interrupt is presented to the PLIC
- The PLIC signals an interrupt to a hart using the Machine External Interrupt (interrupt 11)
- The interrupt handler (handle_trap) branches to the defined function to handle the Machine External Interrupt
 - C Code placed the address of machine_external_interrupt function in location 11 of the async_handler vector table
- The machine_external_interrupt handler does the following:
 - Reads the PLIC's claim/complete register to determine highest priority pending interrupt
 - Uses another vector table to branch to the interrupt's specific handler
 - Completes the interrupt by writing the interrupt number back to the PLIC's claim/complete

```
void handle trap(void) attribute((interrupt));
                                                                    void machine external interrupt()
void handle_trap()
                                                                        //get the highest priority pending PLIC interrupt
    unsigned long mcause = read csr(mcause);
                                                                        uint32 t int num = plic.claim comlete;
    if (mcause & MCAUSE INT)
                                                                        //branch to handler
       //mask interrupt bit and branch to handler
                                                                       plic handler[int num]();
       isr handler[mcause & MCAUSE CAUSE] ();
                                                                        //complete interrupt by writing interrupt number
      else {
                                                                        back to PLIC
       //synchronous exception, branch to
                                        handler
       exception_handler[mcause & MCAUSE_CAUSE]();
                                                                        plic.claim complete = int num;
//install PLIC handler at MEIP Location
isr handler[11] = machine external interrupt;
//write trap entry address to mtvec
write csr(mtvec, ((unsigned long)&handle trap));
```

\bigcirc

RISC-V Interrupt System Architecture (M-mode only example)






More Information


Resources

- https://riscv.org/
 - RISC-V Specifications
 - Links to the RISC-V mailing lists
 - Workshop proceedings
- GitHub
 - <u>https://github.com/sifive/</u>
 - <u>https://github.com/riscv</u>
- https://www.sifive.com/
 - RISC-V IP and Development Boards
 - RISC-V Tools
 - Forums





3-Part Webinar Series



An Introduction to the RISC-V Architecture SiFive's 2 Series Core IP

From a Custom 2 Series Core to Hello World in 30 Minutes

May 23rd

https://info.sifive.com/risc-v-second-webinar-series



Questions?