



# Evaluating SiFive RISC-V Core IP

Drew Barbier – January 2018  
drew@sifive.com



# 3 Part Webinar Series

Webinar Recordings and Slides: <https://info.sifive.com/risc-v-webinar>

- RISC-V 101
  - The Fundamentals of RISC-V architecture
- Introduction to SiFive RISC-V Core IP
  - Introduction to the SiFive E31 and E51 Core Complexes
- Getting Started with SiFive RISC-V Core IP




Study



Evaluate




Buy



# SiFive RISC-V Core IP Products

- This presentation is targeted at hardware and software embedded designers who want to get started evaluating SiFive RISC-V Core IP
- This presentation will walk through the RTL Evaluation deliverable of the E31 Core Complex as well programming, writing software, and Debugging the E31 Arty FPGA image





# Obtaining the Evaluations




# SiFive RISC-V Core IP Evaluations

Free, Instant Access to Evaluation RTL and FPGA bitstreams



- **Verilog** RTL Evaluation

- Fully functional, synthesizable, **Verilog RTL**
  - Synthesize into your process/eda flow to obtain accurate PPA for your process node
  - Simulate in your environment
- Restrictions on Evaluation RTL
  - Obfuscated Verilog
  - Reduced DTIM and System/Peripheral Port address space




- **FPGA** Evaluation

- Pre-built FPGA bitstreams for low cost FPGA Platforms
- Useful for software development



# SiFive Product Evaluations are 2 Clicks Away



The screenshot shows a web browser window with the URL <https://www.sifive.com/products/risc-v-core-ip/>. The page is divided into two main sections: a yellow top section for evaluation and a red bottom section for licensing.

**STEP 2 Free evaluation**

**FPGA Bitstream**

Get immediate and free access to an FPGA bitstream featuring a fully functional SiFive RISC-V Core Complex with system peripherals. Benchmark and run your code immediately using commercial or open-source RISC-V tools.

- High Performance – 65MHz emulation
- Multiple SiFive RISC-V Core IP bitstreams immediately available
- Upload your own programs using the Freedom E SDK
- Compatible with the \$99 Artix-7 Arty Evaluation Kit

**GET BITSTREAM**

**Evaluation RTL**

Ready to synthesize RTL in your environment? Want to run SiFive's Core IP through your tool flow for a full evaluation? We make it simple. DocuSign our evaluation agreement and receive fully functional, synthesizable Verilog RTL instantly.

- Fully functional, synthesizable RTL
- Run it in your own simulator
- Simple, no-cost evaluation license
- Painless upgrade to a full license


**REQUEST RTL**

**STEP 3 License it for your design**

**Buy SiFive RISC-V Core IP**


We make licensing IP simple. Just choose and customize your SiFive RISC-V IP Core online. You'll see the final price, and we'll electronically send you our 7-page license agreement for you or your organization to sign.

Scroll Down






# Evaluation License Agreement




- Fill in your information on the web form
- An Evaluation agreement is then sent to the email address provided via DocuSign
- Sign the document via DocuSign being sure to click Finish at the bottom of the document
- Help:
  - [sales@sifive.com](mailto:sales@sifive.com)
  - [order-support@sifive.com](mailto:order-support@sifive.com)



# Download via SiFive Developer Dashboard


<https://dev.sifive.com>



The screenshot shows the SiFive Developer Dashboard homepage. The browser address bar displays "https://dev.sifive.com/dashboard/". The navigation menu includes "Dashboard", "RISC-V Core IP", "Freedom SoC", "Buy", and "Forums". The user is logged in as "Hi, Drew". The main content area features two prominent cards under the heading "Dashboard":

- SiFive E31 FPGA Eval Kit**  
Deliverables: [SiFive E31 FPGA Eval Kit](#)
- SiFive E31 RISC-V Core RTL Evaluation**  
Deliverables: [SiFive E31 RISC-V Core RTL Evaluation](#)

The footer contains copyright information for SiFive, Inc., links for Terms of Use, Privacy Policy, and Contact Us, and social media icons for Facebook, Twitter, GitHub, and LinkedIn.



The screenshot shows the download page for the SiFive E31 RISC-V Core RTL Evaluation v1p0. The browser address bar displays "https://dev.sifive.com/dashboard/deliverables/sifive\_e31\_risc\_v\_core\_eval\_rtl/releases/v1p0/". The navigation menu is consistent with the dashboard. The user is logged in as "Hi, Drew". The breadcrumb trail is "Dashboard > SiFive E31 RISC-V Core RTL Evaluation > SiFive E31 RISC-V Core RTL Evaluation".

## SiFive E31 RISC-V Core RTL Evaluation v1p0

[Download Files \(2.5 MB\)](#)

**Included in download:**

- E31 Coreplex IP in Verilog
- Test simulation environment
- DTS string
- Memory configuration for SRAMs
- Release notes

**Documentation**

- [E31 Core Complex Manual](#)
- [E31 RISC-V Core RTL Evaluation User Guide](#)

**Resources**

- [Software Development Tools](#)


**Support**

[Ask a question on the forums](#)

**Release History**

- **v1p0, 2017-05-04**

The right sidebar contains a "Support" section with a link to "Ask a question on the forums" and a "Release History" section listing "v1p0, 2017-05-04".





# Evaluation Product Refresh – January 2018

- RTL Evaluation Changes

- ITIM
- 4 Hardware Breakpoints
- Performance Counters
- Port Interfaces
  - E31 – AHB-Lite
  - E51 – AXI
- Number of Global Interrupts
  - E31 – 127
  - E51 – 255

- FPGA Evaluation Changes

- ITIM
- 64kB of DTIM
- 8 Hardware Breakpoints






# E31 RTL Evaluation



# The Verilog RTL Bundle





- *Sifive\_coreip\_E31\_AHB\_rtl\_eval\_v2p0/*
  - *info/*
    - metadata about the design (DTS and memory dimensions)
  - *tests/*
    - simple tests to ensure a functional delivery
    - Also includes device header files
  - ***verilog/***
    - *design/*
      - DUT (device under test)
    - *memories/*
      - behavioral models of SRAMs
    - *testbench/*
      - simulation testbench
  - *Makefile*
    - Runs VCS simulations



# E-Series Core Complex Clocking


- *core\_clock\_0*
  - Main CPU and L1 memory clock
- *clock*
  - Secondary peripheral clock
  - Frequency must be an integer multiple of *core\_clock\_0*
  - 1:1 ratio is acceptable
- *rtc\_toggle*
  - Real Time Clock input as defined by RISC-V Architecture (mtime)
  - Must run at strictly less than half the rate of *clock*
- $core\_clock\_0 \geq clock > (2x\ rtc\_toggle)$



# Synthesis Constraints and Clocking Recommendations

- For Maximum frequency, it is recommended for:
  - $clock = \frac{1}{2}(core\_clock\_0)$
- If targeting lower frequencies,  $clock = core\_clock\_0$  is OK
- Typical *rtc\_toggle* frequencies
  - 32.768kHz
  - 1MHz

```
#####  
#  
# Local Synopsys Design Constraints (SDC)  
#  
#####  
#####  
# Timing constraints  
#####  
#-----  
# Clocks  
#-----  
  
# set period to create desired core frequency  
set CLK_PERIOD 5  
set SYS_CLK_PERIOD [expr $CLK_PERIOD * 2]  
  
# create core clock  
create_clock -name 'core_clk' -period $CLK_PERIOD [get_ports core_clock_0]  
  
# create system clock  
create_clock -name 'sys_clk' -period $SYS_CLK_PERIOD [get_ports clock]
```



# Core Complex Memory Instances


- Behavioral models of the RAMS are provided as part of the deliverable in the file:
  - sifive\_coreip\_E31\_AHB\_rtl\_eval\_v2p0/verilog/memories/ECoreIP SubsystemAllPortRAMTestHarness.\*.rams.v
- For implementation it is necessary to generate memory instances which are specific to your foundry/process
  - Typically done using Memory Compilers from the foundry, or 3rd party IP providers

Name	Depth	Address Width ( $N_{addr}$ )	Data Width ( $N_{data}$ )	Write Mask Granularity ( $N_{part}$ )	Description
data_arrays_0_ext	4096	12	32	8	DTIM data array
data_arrays_0_0_ext	2048	11	64	32	l-cache data array
tag_array_ext	256	8	38	19	l-cache tag array


Table 3.1: SRAM Modules and Configuration

Name	Direction	Width	Description
RW0_clk	Input	1	Memory clock.
RW0_en	Input	1	Active-high signal indicating that the memory is being accessed. This may be used for clock gating.
RW0_addr	Input	$N_{addr}$	Address of access.
RW0_rdata	Output	$N_{data}$	Read data.
RW0_wmode	Input	1	Active-high signal indicating that the access is a write operation.
RW0_wdata	Input	$N_{data}$	Write data.
RW0_wmask	Input	$N_{data}/N_{part}$	Active-high write mask. Each bit controls whether or not the corresponding $N_{part}$ -bit subword is written. This is present only in memories that require masked write functionality.



Table 3.2: SRAM Signals



# E31 Synthesized Area Hierarchy



- *system/E31/core*
  - Core only (pipeline)
- *system/E31*
  - Core + L1 Instruction Cache + DTIM
- *system*
  - top-level







# E31 FPGA Evaluation



# Digilent Arty FPGA Platform





- Popular, Low cost, FPGA development board
  - Xilinx Artix-35T FPGA - 33,280 Xilinx logic cells
  - 16MB QSPI serial flash interface
  - USB-UART, buttons, switches, LEDs, etc...
- Our FPGA evaluations execute at 65MHz
  - Allows for fast Software execution
- Purchase directly from Digilent:
  - <http://store.digilentinc.com/artix-a7-artix-7-fpga-development-board-for-makers-and-hobbyists/>



# E31 FPGA Evaluation Configuration

- SiFive Peripherals and Integration to Digilent Arty Platform
  - **QSPI** serial flash
  - **GPIO** to LEDs, Buttons, PMOD
  - **PWM** to LEDs
  - JTAG to PMOD-D
  - Buttons and Switches to Local and PLIC interrupt inputs
- Core Complex features
  - User Mode
  - 8 Hardware Breakpoints
  - 8 Region PMP
  - ITIM
  - Vectored Interrupts
  - Performance Counters




# FPGA Memory Map, Interrupts, and Pins

- Manual is available from developer dashboard
  - Memory Map
  - Pinout of peripherals to PMOD connector, LEDs, Buttons, switches
  - Interrupt numbers for connected devices



Base	Top	Description	Notes
0x0000_0000	0x0000_00FF	<i>Reserved</i>	
0x0000_0100		Halt Notification	
0x0000_0104		Start Notification	
0x0000_0108		Resume Notification	
0x0000_010C		Exception Notification	Debug (4 KiB)
0x0000_0110	0x0000_02FF	<i>Reserved</i>	
0x0000_0300	0x0000_03FF	Debug RAM ( $\leq .25$ KiB)	
0x0000_0400	0x0000_07FF	Debug Flags ( $\leq 1$ KiB)	
0x0000_0800	0x0000_0FFF	Debug ROM ( $\leq 2$ KiB)	
0x0000_1000	0x01FF_FFFF	<i>Reserved</i>	
0x0200_0000	0x0200_FFFF	Core Complex-Local Interrupts (CLINT) ( $\leq 64$ KiB)	on core complex Devices (224 MiB)
0x0201_0000	0x0BFF_FFFF	<i>Reserved</i>	
0x0C00_0000	0x0FFF_FFFF	Platform-Level Interrupt Control (PLIC) (64 MiB)	
0x1001_0000	0x1FFF_FFFF	<i>Reserved</i>	
0x2000_0000	0x2000_0FFF	UART Peripheral	
0x2000_1000	0x2000_1FFF	<i>Reserved</i>	
0x2000_2000	0x2000_2FFF	GPIO Peripheral (16 pins)	
0x2000_3000	0x2000_3FFF	<i>Reserved</i>	
0x2000_4000	0x2000_4FFF	Quad SPI Flash Control	
0x2000_5000	0x2000_5FFF	8-bit, 4-comparator PWM	
0x2000_3000	0x3FFF_FFFF	<i>Reserved</i>	
0x4000_0000	0x5FFF_FFFF	Memory Mapped Quad SPI Interface	Off Core Complex address space accessed via System and Peripheral busses
0x6000_0000	0x7FFF_FFFF	<i>Reserved</i>	
0x8000_0000	0x8000_FFFF	Data Tightly Integrated Memory (DTIM) (64kB)	
0x8000_4000	0xFFFF_FFFF	<i>Reserved</i>	

Table 7.1: E31/E51 Core Complex FPGA Eval Kit Physical Memory Map



# Program FPGA with Vivado



- Download Vivado HLx Edition from Xilinx (free):
  - <https://www.xilinx.com/products/design-tools/vivado.html>
- From Vivado with the Arty board connected over USB
  - Open Hardware Manager
  - Tools – Auto Connect
  - Tools - Add Configuration Memory Device
    - Select Micron n25q128-3.3V
    - Select the Configuration File (mcs file downloaded from SiFive)
- Hit the PROG button on the Arty to reboot and load the new image





# Software Development with Freedom Studio


- Freedom Studio
  - Eclipse + CDT + GNU MCU Eclipse
  - Bundled Toolchain and OpenOCD Binaries
  - Examples for SiFive platforms



# Freedom Studio – Set Up




- Download and Extract to desired location
  - <https://www.sifive.com/products/tools/>
- If on Windows, install platform drivers located in:
  - *FreedomStudio/SiFive/Drivers*
- That's It!



# Freedom Studio - Demo

- Importing Examples
- Freedom Studio SiFive Perspective
- Programming and Debugging the E31 Arty FPGA Platform
  - Dhrystone Demo – use the debugger to change the number of iterations





# Questions

[info@sifive.com](mailto:info@sifive.com)



# 3 Part Webinar Series

Webinar Recordings: <https://info.sifive.com/risc-v-webinar>

- RISC-V 101
  - The Fundamentals of RISC-V architecture
- Introduction to SiFive RISC-V Core IP
  - Introduction to the SiFive E31 and E51 Core Complexes
- Getting Started with SiFive RISC-V Core IP




Study



Evaluate



Buy



# Resources


- <https://www.sifive.com/>
  - RISC-V Core IP and Development Boards
  - RISC-V Tools
  - SiFive Youtube Channel:
    - <https://www.youtube.com/channel/UCqpdhncf4nxTfy0QZh1YWLQ>



- <https://riscv.org/>
  - RISC-V Specifications
  - Links to the RISC-V mailing lists
  - Workshop proceedings



- GitHub
  - <https://github.com/sifive/>
  - <https://github.com/riscv/>





**Si**FiVINO