

From a Custom 2 Series Core to Hello World in 30 Minutes

Drew Barbier - Sr. Product Marketing Manager Amy Lindburg - Director Product Management May, 2019



This presentation will introduce SiFive Core Designer, our RISC-V Core IP deliverables, and software development methodologies.

At the end of this presentation you will know how to create a custom SiFive 2 Series Core and write software targeting that core.

RISC-V®



3-Part Webinar Series



An Introduction to the RISC-V Architecture

SiFive's 2 Series RISC-V Core IP

May 15th

May 23rd From a Custom 2 Series

Core to Hello World in 30 Minutes

https://info.sifive.com/risc-v-second-webinar-series



SiFive Core Designer

2 Series IP Bundle



SCD-deliverable

- arty-a7-100t-scd-deliverable
 - FPGA bitstream
- docs
 - Manual functional description of the deliverable
 - User Guide detailed deliverable description including information on the integration, and testbench
 - Arty FPGA User Guide describes how to use the FPGA deliverable
- info
 - Metadata about the design including device tree, retiming, and SiFive Insight description
- tests
 - Included testbench tests
- verilog
 - Design
 - the actual verilog design
 - Memories
 - SRAM behavioural models
 - sifive_insight
 - Sifive Insight modules
 - Testbench
 - simulation testbench
- Makefile runs the simulation testbench



2 Series Clocking

2 Series has 2 clocks

- clock
 - Main CPU and L1 memory clock
- rtc_toggle
 - Real Time Clock input as defined by RISC-V Architecture (mtime)
 - Must run at strictly less than half the rate of *clock*
- Clocking relationship
 - clock > (2x rtc_toggle)

Constraints File

• Constraint files, if required, are documented in the User Guide

Retiming

- Module retiming can help improve frequency
- Modules which need to be retimed are documented in the info folder in the retiming_modules.txt file
- 2 Series FPU benefits from retiming





Software Development



What is Freedom E SDK

- Embedded development kit providing a command line driven workflow with Examples and Utilities including BSP's for
 - Standard Core IP Deliverables
 - Standard Core FPGA Deliverables
 - SiFive Development Boards
- Examples use Freedom Metal to provide portability
- Open source repository
 - <u>https://github.com/sifive/freedom-e-sdk</u>

What is Freedom Metal

- Library for writing Portable, Bare Metal SW for all SiFive devices
 - A Bare Metal C application environment
 - An API for controlling CPU features and peripherals
 - The ability to retarget to any SiFive RISC-V product
 - A RISC-V hardware abstraction layer (HAL)
- Uses BSP's to provide target adaptation
- Open source repository
 - <u>https://github.com/sifive/freedom-metal</u>



SiFive

Freedom Metal BSP for Custom Cores

- The customizability of our RISC-V Core IP also means that our software has to be as easily customizable
- SiFive have created tools to quickly and easily create Freedom Metal BSPs using the DTS delivered with our Core IP
 - <u>https://github.com/sifive/freedom-devicetree-tools</u>
 - Application Note describing how to create custom core BSPs
- Moving forward, Freedom Metal BSPs will be included in the IP delivery bundle

Si Five		
Custom Core	e Software Getting Started Guide Version 1.0	
	© SiFive, Inc.	

https://www.sifive.com/documentation



Using the FPGA Bitstream

Digilent Arty FPGA Platform

- Popular, Low cost, FPGA development board
 - Xilinx Artix-100T FPGA 101,440 Xilinx logic cells
 - 16MB QSPI serial flash interface, 256MB DDR3
 - USB-UART, buttons, switches, LEDs, etc...
- 2 Series synthesises to 32 MHz for fast program execution
 - Allows for evaluation of CPU performance running real software on real hardware at speed
- Purchase directly from Digilent:
 - <u>http://store.digilentinc.com/arty-a7-artix-7-fpga-develop</u> <u>ment-board-for-makers-and-hobbyists/</u>





Connecting the FPGA to a JTAG Debugger

- Debug signals are connected to the Arty Board's JD PMOD header (closest to the reset button)
- Tested Probes:
 - Olimex ARM-USB-Tiny (OpenOCD)
 - SEGGER JLINK
 - IAR i-jet
 - Lauterbach TRACE32
- JTAG Signal Mapping
 - Purple TDO Yellow TDI
 - Orange- nTRST Green TMS
 - Blue TCK Grey nRST
 - Black GND White GND
 - Brown VREF RED VREF





JD PMOD



ARM 20 Pin Header

Demo

- 1. Use Freedom Studio to program the Arty 100T FPGA with the SiFive Core Designer generated bitfile
- 2. Create a new project targeting this specific FPGA platform
- 3. Program the application into the FPGA and run/debug it



SiFive



Using the RTL Testbench

Demo

- 1. Use Freedom Studio to create a new project targeting the RTL testbench
- 2. Run the test
- **3. Explore the resulting wave using SiFive Insight**



Testbench Logs



SiFive testbench produces logs for each test providing cycle-by-cycle information

SiFive Insight - The Fast and Easy Way to See Inside SiFive Core IP

- All important SiFive IP signals exposed in a single Verilog module
 - Logical hierarchy allows for easily discovering signals of interest
 - Clear and intuitive signal names
 - Signals and hierarchy picked and used by the IP designers
- All signals have an English language description
 - Documented in each release
 - A yaml file is also included in the delivery allowing for easy integration with 3rd party tools
- SiFive Insight is conditionally included in the design
 - Use for simulation, and by default is removed for synthesis
 - Or... Include in synthesis and connect SCV signals to on chip debug facilities like chipscope or Debug IP





More Information

Resources

- https://riscv.org/
 - RISC-V Specifications
 - Links to the RISC-V mailing lists
 - Workshop proceedings
- GitHub
 - <u>https://github.com/sifive/</u>
 - <u>https://github.com/riscv</u>
- https://www.sifive.com/
 - RISC-V IP and Development Boards
 - RISC-V Tools
 - Forums





3-Part Webinar Series



An Introduction to the RISC-V Architecture SiFive's 2 Series Core IP

From a Custom 2 Series Core to Hello World in 30 Minutes

May 23rd

https://info.sifive.com/risc-v-second-webinar-series



Configure a 2 Series Core Now!!!

< Workspace		🖨 CoreDesigner				Contact Sales
	01. Design	02. Review		03. Build		
	E2 Series Untitled E2 Co	ore				Review
Modes & ISA On-Chip Memory Ports Security Debug Interrupts Power Management	Modes & ISA Privilege Modes Machine Mode Machine Mode User Mode Core Interfaces Shared Instruction and Data ISA Extensions Multiply (M Extension) Multiply Performance 8 Cycle 4 Cycle	Separate Instruction and Data	Untitled E2 Core Core Complex E2 SERIES CORE RV32IMAC Machine Mode - User Mode Multiply (1 Cycle) - Atomics - No FP 2 Core Interfaces 1 Perf Counter PMP 4 Regions TIM 0 16 KiB TIM 1 16 KiB JTAG Debug CLIC 4 HW Breakpoints JTAG – DMA CLIC		Front Port 32-bit AHB System Port 0 32-bit AHB System Port 1 None Peripheral Port 32-bit AHB	
	Atomics (A Extension) Single Precision FP (F	Ce Extension)				

https://www.sifive.com/

21



Thank You