

# TML

## 6490-xxx

No. 87-006493-000 Revision D

## **TECHNICAL REFERENCE**

Intel<sup>®</sup> Core<sup>™</sup> 2 Duo, Intel<sup>®</sup> Core<sup>™</sup> Duo, Intel<sup>®</sup> Core<sup>™</sup> Solo or Intel<sup>®</sup> Celeron<sup>®</sup> M PROCESSOR-BASED SHB





**WARRANTY** The following is an abbreviated version of Trenton Technology's warranty policy for PICMG<sup>®</sup> 1.3 products. For a complete warranty statement, contact Trenton or visit our website at www.TrentonTechnology.com.

Trenton PICMG<sup>®</sup> 1.3 products are warranted against material and manufacturing defects for five years from date of delivery to the original purchaser. Buyer agrees that if this product proves defective Trenton Technology Inc. is only obligated to repair, replace or refund the purchase price of this product at Trenton Technology's discretion. The warranty is void if the product has been subjected to alteration, neglect, misuse or abuse; if any repairs have been attempted by anyone other than Trenton Technology Inc.; or if failure is caused by accident, acts of God, or other causes beyond the control of Trenton Technology Inc. Trenton Technology Inc. reserves the right to make changes or improvements in any product without incurring any obligation to similarly alter products previously purchased.

In no event shall Trenton Technology Inc. be liable for any defect in hardware or software or loss or inadequacy of data of any kind, or for any direct, indirect, incidental or consequential damages arising out of or in connection with the performance or use of the product or information provided. Trenton Technology Inc.'s liability shall in no event exceed the purchase price of the product purchased hereunder. The foregoing limitation of liability shall be equally applicable to any service provided by Trenton Technology Inc.

**RETURN POLICY** Products returned for repair must be accompanied by a Return Material Authorization (RMA) number, obtained from Trenton Technology prior to return. Freight on all returned items must be prepaid by the customer, and the customer is responsible for any loss or damage caused by common carrier in transit. Items will be returned from Trenton Technology via Ground, unless prior arrangements are made by the customer for an alternative shipping method

To obtain an RMA number, call us at (800) 875-6031 or (770) 287-3100. We will need the following information:

Return company address and contact Model name and model # from the label on the back of the product Serial number from the label on the back of the product Description of the failure

An RMA number will be issued. Mark the RMA number clearly on the outside of each box, include a failure report for each board and return the product(s) to our Utica, NY facility:

TRENTON Technology Inc. 1001 Broad Street Utica, NY 13501 Attn: Repair Department

Contact Trenton for our complete service and repair policy.

TRADEMARKS	<ul> <li>IBM, PC, VGA, EGA, OS/2 and PS/2 are trademarks or registered trademarks of International Business Machines Corp.</li> <li>AMI and AMIBIOS are trademarks of American Megatrends Inc.</li> <li>Intel, Core 2 Duo, Core Duo, Core Solo and Celeron are trademarks or registered trademarks of Intel Corporation.</li> <li>ATI is a registered trademark of ATI Technologies Incorporated.</li> <li>MS-DOS and Microsoft are registered trademarks of Microsoft Corp.</li> <li>BICMG, SHP, Exprass and the DICMG and SHP, Exprass logos are trademarks.</li> </ul>			
	<ul> <li>All other brand and product names may be trademarks or registered trademarks of their respective companies.</li> </ul>			
LIABILITY DISCLAIMER	This manual is as complete and factual as possible at the time of printing; however, the information in this manual may have been updated since that time. Trenton Technology Inc. reserves the right to change the functions, features or specifications of their products at any time, without notice.			
	Copyright © 2007 by Trenton Technology Inc. All rights reserved.			
	E-mail: Support@TrentonTechnology.com Web: www.TrentonTechnology.com			



Specifications
Introduction1-1
Models
Features
TML Block Diagram1-3
TML Board Layout1-4
Processor1-5
Bus Interfaces1-5
Data Path1-5
Bus Speeds
Bus Speed - System1-5
Memory Interface
System Bus1-5
DMA Channels1-5
Interrupts1-5
BIOS (Flash)1-5
Cache Memory
DDR2 Memory1-5
Bus Interfaces1-7
Universal Serial Bus (USB)1-7
Video Interface
Ethernet Interfaces1-7
DMI Interface1-8
Serial ATA/300 Ports1-8
Enhanced IDE Interface
Power Fail Detection1-8
Battery
Power Requirements
Temperature/Environment1-9
Mean Time Between Failures (MTBF)1-9
UL Recognition1-9
Cooling Solution
Configuration Jumpers1-11
Ethernet LEDs and Connectors1-12
Status LEDs1-12
System BIOS Setup Utility
Connectors

PCI Express™ Reference	2-1
Introduction	2-1
PCI Express Links	2-1
SHB Configurations	2-2
PCI Express Edge Connector Pin Assignments	
PCI Express Signals Overview.	2-5
System BIOS	3-1
BIOS Operation	3-1
Password Entry	3-2
BIOS Errors	3-4
Running AMIBIOS Setup	3-5
BIOS Setup Utility Main Menu	3-6
BIOS Setup Utility Options	3-7
Security Setup.	3-13
Change Supervisor Password	3-13
Disabling Supervisor Password	
Change User Password	
Clear User Password	
Boot Sector Virus Protection	
Exit Menu	3-19
Advanced Setup	4-1
CPU Configuration	4-5
IDE Configuration	4-9
IDE Device Setup	4-15
Floppy Configuration	4-19
SuperIO Configuration	4-21
ACPI Configuration	4-25
MPS Configuration	4-33
Remote Access Configuration	4-35
USB Configuration	4-39
Plug and Play Setup	

Boot Setup
Boot Settings Configuration
Boot Device Priority
Hard Disk Drives
Removable Drives
CD/DVD Drives
Chipset Setup
North Bridge Configuration
South Bridge Configuration
Appendix A - BIOS Messages
BIOS Beep Codes
BIOS Error Messages
Bootblock Initialization Code Checkpoints
Bootblock Recovery Code Checkpoints
Post Code LEDs
Post Code Checkpoints
DIM Code Checkpoints
Additional Checkpoints
Appendix B - Power ConnectionB-1
Introduction
Power Supply and SHB InteractionB-1
Electrical Connection ConfigurationsB-2
ACPI ConnectionB-2
Legacy Non-ACPI ConnectionB-3
Appendix C - PCI Express <sup>™</sup> Backplane UsageC-1
Introduction
SHB Edge ConnectorsC-1
Appendix D - I/O Expansion BoardsD-1
IntroductionD-1
ModelsD-1
FeaturesD-1
Temperature/EnvironmentD-1

### Appendix D - I/O Expansion Boards (continued)

IOB30 (6391-000) I/O Board Layout	.D-2
IOB30 Connectors	.D-2
IOB31 (6474-000) Block Diagram.	.D <b>-</b> 6
IOB31 (6474-000) I/O Board Layout.	.D-6
IOB31 Connectors	.D <b>-</b> 7

**Declaration of CE Conformity** 

# HANDLING PRECAUTIONS WARNING: This product has components which may be damaged by electrostatic discharge.

To protect your system host board (SHB) from electrostatic damage, be sure to observe the following precautions when handling or storing the board:

- Keep the SHB in its static-shielded bag until you are ready to perform your installation.
- Handle the SHB by its edges.
- Do not touch the I/O connector pins. Do not apply pressure or attach labels to the SHB.
- Use a grounded wrist strap at your workstation or ground yourself frequently by touching the metal chassis of the system before handling any components. The system must be plugged into an outlet that is connected to an earth ground.
- Use antistatic padding on all work surfaces.
- Avoid static-inducing carpeted areas.

**SOLDER-SIDE** This SHB has components on both sides of the PCB. It is important for you to observe the following precautions when handling or storing the board to prevent solder-side components from being damaged or broken off:

- Handle the board only by its edges.
- Store the board in padded shipping material or in an anti-static board rack.
- Do not place an unprotected board on a flat surface.

This page intentionally left blank.

# **Before You Begin**

INTRODUCTION	It is important to be aware of the system considerations listed below before installing your TML (6490-xxx) SHB. Overall system performance may be affected by incorrect usage of these features.			
PS/2 Requirements During Boot-Up	Certain operating systems require a PS/2 keyboard during boot-up. Since the SHB itself does not have a PS/2 keyboard connector, you may need Trenton's IOB30 (6391-000) or IOB31 (6474-000) I/O board in your system to provide this functionality.			
	Trenton has determined that an IOB30 or IOB31 is required when using a UnixWare <sup>®</sup> 7.11, Sun <sup>®</sup> Solaris <sup>™</sup> 9.0 or SCO ODT 5.05 operating system. An IOB30 or IOB31 is <i>not</i> required when using Red Hat Linux 9.0, Fedora Core 2.0, SUSE Linux 9.0, Microsoft <sup>®</sup> Windows <sup>®</sup> NT 4.0, Microsoft <sup>®</sup> Windows <sup>®</sup> 2000 Professional/Server, Windows <sup>®</sup> XP Home Edition/Professional/64-Bit and Windows <sup>®</sup> 2003 Server/64-Bit Server operating systems. If your operating system is not included here, contact Trenton for the latest information regarding IOB30/IOB31 requirements.			
Mouse/Keyboard "Y" Cable	If you have an IOB30 I/O board in your system and you are using a "Y" cable attached to the bracket mounted mouse/keyboard mini Din connector, be sure to use Trenton's "Y" cable, part number 5886-000. Using a non-Trenton cable may result in improper SHB operation.			
COOLING SOLUTION	<b>CAUTION:</b> Airflow of at least 200 LFM must always be present across the TML's passive heat sink. Failure to provide adequate airflow will cause unexpected SHB shutdowns that may eventually result in damaging the processor. An optional cooling solution is available for use when 200 LFM or more of continuous airflow is not available for the processor. Chassis designs that provide adequate airflow and venting are recommended.			
	The standard TML has a board stack-up height of .76" (1.93mm) using the SHB's passive heat sink cooling solution. No cooling fans are needed on the TML SHB to achieve the $0^{\circ}$ C. to $60^{\circ}$ C. operating temperature range. However, airflow of at least 200 LFM must always be present across the SHB's passive heat sink.			
	The TML's optional active cooling solution, available separately, has a cooling fan mounted on the passive heat sink, resulting in a board stack-up height of 1.16" (2.95mm). This cooling option should be used when 200 LFM or more of continuous airflow is not available for the processor.			
DDR2 MEMORY	The DDR2 memory modules used in the SHB must be non-ECC (64-bit), unbuffered DIMMs and must be PC2-3200, PC2-4200 or PC2-5300 compliant.			
	<b>NOTE:</b> To maximize system performance and reliability, Trenton recommends using DIMMs that support the Serial Presence Detect (SPD) data structure. All memory modules must have gold contacts.			

	Memory modules can be installed in one or both DIMM sockets. If only one DIMM module is used, it may be populated in either DIMM socket (BK1 or BK2). To operate at maximum bandwidth, two DIMMs of the same size must be installed, but the DIMMs may differ in technology (component density) and/or device width.			
	functions and therefore may reduce the total amount of system memory available. If you have 4GB of memory installed in your system, the amount of memory detected by the operating system may be less than 4GB, depending on your specific implementation.			
	The SHB provides two types of memory operation, depending on how the DIMMs are populated. Asymmetric mode occurs when only one DIMM is installed or when two DIMMs are installed but differ in size. Interleave mode enables the highest memory interface speed and bandwidth throughput capacity. This is achieved by using two DIMM modules of the same memory size, although the DIMMs may vary in technology and/or device width. If the DIMMs are of different speeds, the slower memory module determines the memory interface speed. Refer to the DDR2 Memory section of the <i>Specifications</i> chapter of the TML manual for more details.			
SATA RAID OPERATION	The ICH7R I/O Controller Hub used in the TML features Intel <sup>®</sup> Matrix Storage Technology, which allows the ICH7R's SATA controller to be configured as a RAID controller supporting RAID 0, 1, 5 and 10 implementations. To configure the SATA ports as RAID drives or to use advanced features of the ICH7R, you must install the Intel <sup>®</sup> Matrix Storage Manager. A link to the software may be found on Trenton's website by accessing the RAID Drivers section of the Technical Support page.			
Power Connection	The PICMG <sup>®</sup> 1.3 specification supports soft power control signals via the Advanced Configuration and Power Interface (ACPI). The TML supports these signals, which are controlled by the ACPI and are used to implement various sleep modes. When soft control signals are implemented, the type of ATX or EPS power supply used in the system and the operating system software will dictate how system power should be connected to the SHB. It is critical that the correct method be used. Refer to <i>Appendix B</i> - <i>Power Connection</i> in the TML manual to determine the method that will work best for a specific system design. The <i>Advanced Setup</i> chapter in the manual contains information on ACPI BIOS settings.			
PCI Express <sup>™</sup> LINKS AND PICMG <sup>®</sup> 1.3 BACKPLANES	The PCI Express <sup>TM</sup> links on the TML SHB utilizes what Trenton calls a graphics-class link configuration. To ensure maximum PCI Express option card slot usability on a PICMG 1.3 backplane, a graphics-class SHB should be used with a graphics-class backplane. Refer to the <i>PCI Express</i> <sup>TM</sup> <i>Reference</i> chapter and to <i>Appendix C</i> - <i>Backplane Usage</i> in the TML manual for more information.			
For More Information	For more information on any of these features, refer to the appropriate sections of the <i>TML Technical Reference Manual</i> (#87-006493-000). The latest revision of this manual may be found on Trenton's website - www.TrentonTechnology.com.			

## Chapter 1 Specifications

INTRODUCTION The TML (6490-xxx) is a full-featured system host board (SHB) which features an Intel<sup>®</sup> Core<sup>™</sup> 2 Duo, Intel<sup>®</sup> Core<sup>™</sup> Duo, Intel<sup>®</sup> Core<sup>™</sup> Solo or Intel<sup>®</sup> Celeron<sup>®</sup> M microprocessor, a 533MHz or 667MHz system bus, video interface, support for 4GB DDR2 memory, PCI Express<sup>™</sup> bus, cache memory, an Ultra ATA/100 EIDE interface, dual Gigabit Ethernet interfaces, four Serial ATA ports, support for up to eight USB ports and a speaker port. This single-slot high performance SHB plugs into PICMG<sup>®</sup> 1.3 backplanes and provides full PC compatibility for the system expansion slots.

#### MODELS

	Model #	Model Name	<u>Speed</u>		
	Intel <sup>®</sup> Core <sup>™</sup> 2 Duo	Processor - Dual Core	e - 667MHz FSB/4MB cache:		
	6490-360-xM 6490-358-xM 6490-357-xM	TML/2.33DTF4 TML/2.16DTF4 TML/2.0DTF4	2.33GHz 2.16GHz 2.0GHz		
	Intel <sup>®</sup> Core <sup>™</sup> 2 Duo	Processor - Dual Core	e - 667MHz FSB/2MB cache:		
	6490-305-xM 6490-303-xM	TML/1.83DTF2 TML/1.66DTF2	1.83GHz 1.66GHz		
	Intel <sup>®</sup> Core <sup>™</sup> Duo Pr	ocessor - Dual Core -	667MHz FSB/2MB cache:		
	6490-210-xM 6490-208-xM 6490-207-xM 6490-205-xM 6490-203-xM	TML/2.33D2 TML/2.16D2 TML/2.0D2 TML/1.83D2 TML/1.66D2	2.33GHz 2.16GHz 2.0GHz 1.83GHz 1.66GHz		
	Intel <sup>®</sup> Core <sup>™</sup> Solo Processor - Single Core - 667MHz FSB/2MB cache:				
	6490-105-xM 6490-103-xM	TML/1.83S2 TML/1.66S2	1.83GHz 1.66GHz		
	Intel <sup>®</sup> Celeron <sup>®</sup> M Processor - Single Core - 533MHz FSB/1MB cache:				
	6490-707-xM 6490-705-xM 6490-704-xM 6490-703-xM	TML/2.0CS1 TML/1.86CS1 TML/1.73CS1 TML/1.6CS1	2.0GHz 1.86GHz 1.73GHz 1.6GHz		
where xM indicates memory $1024M = 1024MB$ memory,			I = 0MB memory,		
FEATURES	<ul> <li>Intel<sup>®</sup> Core<sup>™</sup> 2 Duo, Intel<sup>®</sup> Core<sup>™</sup> Duo, Intel<sup>®</sup> Core<sup>™</sup> Solo or Intel<sup>®</sup> Celeron<sup>®</sup> M microprocessor</li> </ul>				
	• Intel <sup>®</sup> 945G chipset with 667MHz or 533MHz Front Side Bus (FSB)				
	• PCI Local Bus operating in 32-bit/33MHz mode and PCI Express <sup>™</sup> Bus operating in x16, x4 and x1 modes				
	• Video interface utilizing Intel <sup>®</sup> Graphics Media Accelerator 950				

FEATURES (CONTINUED)	Dual 10/100/1000Base-T Ethernet interfaces
	• Four Serial ATA/300 ports support four independent SATA storage devices
	Compatible with PCI Industrial Computer Manufacturers Group (PICMG) 1.3     Specification
	• Supports up to 4GB of Double Data Rate (DDR2) on-board memory
	• Ultra ATA/100 drive interface
	• Universal Serial Bus (USB 2.0) support
	Automatic or manual peripheral configuration
	• Full PC compatibility

TML (6490-xxx) -SHB BLOCK DIAGRAM



LAYOUT

#### TML (6490-XXX) -SHB BOARD PCI 10/100/1000 Base-T Ethernet Interface P16 PCI 10/100/1000 Base-T Ethernet P12 Hard Drive LED P15 Video Interface P21 Power Good P17A/P17B USB0/USB1 Interface P5 Speaker P10 Reset Ы P17 USB2/ USB3 P20 I/O Expansion P17B P17A P17C USB4/ USB5 Ĩ Etherne PCI Express<sup>™</sup> Connector A Ж BK2 DDR Memory PCI Express™ Connector B 945G JU12 CM0S Clear Password Clear SATA Ports **ICH7R** PCI Express™ Connector C g 0000000 P27 P32 P11 EIDE Intel<sup>®</sup> Processor P18 P19 System CPU Fan Mojnitor PCI Express<sup>™</sup> Connector D 16

PROCESSOR	<ul> <li>Intel<sup>®</sup> Core<sup>™</sup> 2 Duo, Intel<sup>®</sup> Core<sup>™</sup> Duo, Intel<sup>®</sup> Core<sup>™</sup> Solo or Intel<sup>®</sup> Celeron<sup>®</sup> M microprocessor</li> </ul>				
	• Processor uses the FCPGA6 packaging and plugs into an mPGA 478 socket				
BUS INTERFACES	PCI Local Bus and PCI Express <sup>™</sup> compatible				
<b>ДАТА РАТН</b>	DDR2 Memory - 64-bit (per channel)				
	PCI Bus - 32-bit				
BUS SPEEDS	PCI - 33MHz				
	PCI Express - 2.5GHz per lane				
BUS SPEED - System	667MHz or 533MHz Front Side Bus				
Memory Interface	Dual Double Data Rate (DDR2) memory channels; theoretical memory interface bandwidth is up to 5.4GB/s for asymmetric operation and up to 10.7GB/s for interleave mode (dual-channel) operation.				
System Bus	Intel <sup>®</sup> 945G chipset supports the system bus at 667MHz or 533MHz, which provides a higher bandwidth path for transferring data between main memory/chipset and the processors.				
DMA CHANNELS	The SHB is fully PC compatible with seven DMA channels, each supporting type F transfers.				
INTERRUPTS	The SHB is fully PC compatible with interrupt steering for PCI plug and play compatibility.				
BIOS (FLASH)	The BIOS is an AMIBIOS with built-in advanced CMOS setup for system parameters, peripheral management for configuring on-board peripherals and other system parameters. The Flash BIOS resides in the Intel <sup>®</sup> 82802AC Firmware Hub (FWH). The BIC may be upgraded from floppy disk by pressing $\langle Ctrl \rangle + \langle Home \rangle$ immediately after reset or power-up with the floppy disk in drive A:. Custom BIOSs are available.				
Cache Memory	The processor includes integrated on-die, 8-way set associative level two (L2) cache, which implements the Advanced Transfer Cache architecture and runs at the full speed of the processor core. Intel <sup>®</sup> Core <sup>™</sup> 2 Duo processors are dual core and have either 4M or 2M of L2 cache and two 32K level 1 (L1) cache memories. Intel <sup>®</sup> Core <sup>™</sup> Duo processors are dual core and have 2M of L2 cache and two 32K level 1 (L1) cache memories. Intel <sup>®</sup> Core <sup>™</sup> Solo processors are single core and have 2M of L2 cache memory and one 32K L1 cache. Intel <sup>®</sup> Celeron <sup>®</sup> M processors are single core and have 1M of L2 cache and one 32K L1 cache.				
DDR2 Memory	The Double Data Rate (DDR2) memory interface is a dual-channel interface which supports up to 4GB of memory and supports memory transfer rates of 400MHz, 533MHz and 667MHz. Each of the channels (A and B) terminates at a dual in-line memory				

module (DIMM) socket. The System BIOS automatically detects memory type, size and speed.

The SHB uses industry standard gold finger memory modules, which must be PC2-3200, PC2-4200 or PC2-5300 compliant and have the following features:

- Gold-plated contacts
- Non-ECC (64-bit) DDR2 memory
- Unbuffered configuration

The following DIMM sizes are supported:

	DIMM		Component
<u>FSB</u>	Type	Width	Density
1066	PC2-4200	x8 x16	256MB 512MB 1GB
1066	PC2-5300	x8, x16	256MB, 512MB
800	PC2-3200	x8, x16	256MB, 512MB, 1GB
800	PC2-4200	x8, x16	256MB, 512MB, 1GB
800	PC2-5300	x8, x16	256MB, 512MB
533	PC2-3200	x8, x16	256MB, 512MB, 1GB
533	PC2-4200	x8, x16	256MB, 512MB, 1GB

**NOTE:** To maximize system performance and reliability, Trenton recommends using DIMMs that support the Serial Presence Detect (SPD) data structure. All memory modules must have gold contacts.

Memory modules can be installed in one or both DIMM sockets. If only one DIMM module is used, it may be populated in either DIMM socket (BK1 or BK2). To operate at maximum bandwidth, two DIMMs of the same size must be installed, but the DIMMs may differ in technology (component density) and/or device width.

The Intel<sup>®</sup> 945G chipset used in the TML allocates memory resources for critical functions and therefore may reduce the total amount of system memory available. If you have 4GB of memory installed in your system, the amount of memory detected by the operating system may be less than 4GB, depending on your specific implementation.

The SHB provides two types of memory operation, depending on how the DIMMs are populated. Asymmetric mode occurs when only one DIMM is installed or when two DIMMs are installed but differ in size. In the latter case, memory addressing begins with channel A, and when the top of channel A is reached, addressing starts at the bottom of channel B. The total system memory is the total installed in both channels, but accesses occur only at a width of 64 bits.

Interleave mode enables the highest memory interface speed and bandwidth throughput capacity. This is achieved by using two DIMM modules of the same memory size, although the DIMMs may vary in technology and/or device width. If the DIMMs are of different speeds, the slower memory module determines the memory interface speed.

For example, with a single PC2-5300 DIMM installed, the memory interface operates with a theoretical memory bandwidth of up to 5.4GB/s. If two PC2-5300 DIMMs which are identical in size are installed, they operate in interleave mode, where both DIMM channels are accessed simultaneously for a 128-bit wide memory subsystem access. This theoretically doubles the memory interface bandwidth to 10.7GB/s.

**BUS INTERFACES** The SHB provides a x16 PCI Express link on edge connectors A and B. This PCIe link is designed to support PCI Express video/graphics cards on an SHB Express<sup>™</sup> (PICMG 1.3) backplane.

A x4 PCI Express link and five PCI Express reference clocks are also included on edge connectors A and B. In addition, the SHB provides a x1 link to the controlled impedance connector for use with PCI Express plug-in option cards. The x4 and x1 PCI Express links are used on SHB Express backplanes to support PCI Express option cards and the bridge chips that provide PCI/PCI-X option card support. Refer to the *PCI Express Reference* chapter of this manual for more information, including edge connector pin assignments.

A PCI Local Bus interface is provided on edge connector D. The interface is 32 bits wide and runs at 33MHz.

- UNIVERSAL SERIAL BUS (USB) The SHB supports up to eight high-speed USB 2.0 ports. Connectors for two of the USB ports (0 and 1) are on the I/O bracket; four ports (2, 3, 4 and 5) are available via headers on the SHB. USB ports 4 and 5 can also be routed to edge connector C for use on a PICMG 1.3 backplane via a factory build option. USB ports 6 and 7 are routed directly to edge connector C of the SHB.
- VIDEO INTERFACE The SHB supports three video options. The first is a direct connection via the chipset's Intel Graphics Media Accelerator 950, which provides faster graphics and 3D performance. The second is a x16 PCI Express graphics port that provides 3.5 times more bandwidth than an AGP 8X interface. The third option is ADD2 video and graphics cards.

Software drivers are available for most popular operating systems.

**ETHERNET** The SHB provides three Ethernet interfaces. Two of these interfaces support up to 1Gb/s transfers, while the third supports a maximum transfer of 100Mb/s.

Two of the Ethernet interfaces are implemented using an Intel<sup>®</sup> 82571EB Ethernet controller with two channels. These interfaces support Gigabit, 10Base-T and 100Base-TX Fast Ethernet modes and are compliant with the IEEE 802.3 Specification.

The main components of the interface are:

- Intel<sup>®</sup> 82571EB for 10/100/1000-Mb/s media access control (MAC) with SYM, a serial ROM port and a PCIe interface
- Serial ROM for storing the Ethernet address and the interface configuration and control data
- Integrated RJ-45/Magnetics module connectors on the SHB's I/O bracket for direct connection to the network. The connectors require category 5 (CAT5) unshielded twisted-pair (UTP) 2-pair cables for a 100-Mb/s network

	connection or category3 (CAT3) or higher UTP 2-pair cables for a 10-Mb/s network connection. Category 5e (CAT5e) or higher UTP 2-pair cables are recommended for a 1000-Mb/s (Gigabit) network connection.				
	• Link status and activity LEDs on the I/O bracket for status indication (See <i>Ethernet LEDs and Connectors</i> later in this chapter.)				
	The third LAN is supported by the ICH7R's internal LAN Interconnect Interface (LCI). This 10/100Base-T Ethernet interface is routed to the PICMG 1.3 backplane via edge connector C of the SHB.				
	Software drivers are supp	blied for most popula	ar operating systems.		
DMI INTERFACE	The Intel <sup>®</sup> 945G chipset utilizes a Direct Media Interface (DMI) connection between the graphics memory controller hub (GMCH) and the I/O controller hub (ICH7R). The purpose of the DMI interface is to provide efficient, high-speed communication between chipset components in order to support high-speed I/O applications. It is a parity-protected, 2GB/s point-to-point interface.				
Serial ATA/300 Ports	The four Serial ATA (SATA) ports on the SHB comply with the SATA 1.0 specification and support four independent SATA storage devices such as hard disks and CD-RW devices. SATA produces higher performance interfacing by providing data transfer rates up to 300MB per second on each port. The ICH7R I/O Controller Hub features Intel <sup>®</sup> Matrix Storage Technology, which allows the ICH7R's SATA controller to be configured as a RAID controller supporting RAID 0, 1, 5 and 10 implementations.				
ENHANCED IDE INTERFACE	The high performance PCI Bus Master EIDE interface is capable of supporting two IDE disk drives in a master/slave configuration. The interface supports Ultra ATA/100 with synchronous ATA mode transfers up to 100MB per second. Ultra ATA/100 cables must be used with Ultra ATA/100 drives.				
POWER FAIL       A hardware reset is issued when any of the monitored voltages drops below its spontaneous nominal low voltage limit.         The monitored voltages and their nominal low limits are listed below.			onitored voltages drops below its specified		
			w limits are listed below.		
	Monitored Voltage	Nominal <u>Low Limit</u>	Voltage Source		
	+12V +5V +5V standby +3.3V +1.05V +1.5V	<ul> <li>9.3 volts</li> <li>4.5 volts</li> <li>4.5 volts</li> <li>2.97 volts</li> <li>0.945 volts</li> <li>1.35 volt</li> </ul>	System Power Supply System Power Supply System Power Supply System Power Supply On-Board Regulator On-Board Regulator		

75% of CPU voltage

VCPU

**On-Board Regulator** 

BATTERY A built-in lithium battery is provided, for ten years of data retention for CMOS memory. CAUTION: There is a danger of explosion if the battery is incorrectly replaced. Replace it only with the same or equivalent type recommended by the manufacturer. Dispose of used batteries according to the manufacturer's instructions. POWER The following are typical values: REQUIREMENTS Processor Processor Type +5V+12V+3.3V -12V Speed **CPU Idle State:** Core™ 2 Duo2.16GHzCore™ Duo2.0GHzCore™ Solo1.66GHz 2.20 Amps 1.70 Amps 2.60 Amps < 100 mAmps2.20 Amps 0.75 Amps 2.60 Amps < 100 mAmps 2.20 Amps 0.70 Amps 2.60 Amps < 100 mAmps100% CPU Stress State: Core<sup>™</sup> 2 Duo 2.16GHz 3.00 Amps 3.20 Amps 2.60 Amps < 100 mAmps Core<sup>™</sup> Duo 2.0GHz 3.00 Amps 2.00 Amps 2.60 Amps < 100 mAmps Core<sup>™</sup> Solo 1.66GHz 3.00 Amps 1.40 Amps 2.60 Amps < 100 mAmpsTolerance for all voltages is +/- 5% and must be applied by the PICMG 1.3 backplane to edge connector C. **Operating Temperature:** 0° C. to 60° C. **TEMPERATURE**/ **ENVIRONMENT Airflow Requirement:** 200 LFM continuous airflow when using the SHB's standard heat sink - 40° C. to 70° C. **Storage Temperature: Humidity:** 5% to 90% non-condensing 198,000 POH (Power-On Hours) at 40° C., per Bellcore MEAN TIME BETWEEN FAILURES (MTBF) **UL RECOGNITION** This SBC is a UL recognized product listed in file #E208896. This board was investigated and determined to be in compliance under the Bi-National Standard for Information Technology Equipment. This included the Electrical Business Equipment, UL 1950, Third Edition, and CAN/CSA C22.22 No. 950-95. COOLING SOLUTION **CAUTION:** Airflow of at least 200 LFM must always be present across the TML's passive heat sink. Failure to provide adequate airflow will cause unexpected SHB shutdowns that may eventually result in damaging the processor. An optional cooling

solution is available for use when 200 LFM or more of continuous airflow is not available for the processor. Chassis designs that provide adequate airflow and venting are recommended.

The standard TML has a board stack-up height of .76" (1.93cm) using the SHB's passive heat sink cooling solution. No cooling fans are needed on the TML SHB to achieve the  $0^{\circ}$  C. to  $60^{\circ}$  C. operating temperature range. However, airflow of at least 200 LFM must always be present across the SHB's passive heat sink.

The TML's optional active cooling solution, available separately, has a cooling fan mounted on the passive heat sink, resulting in a board stack-up height of 1.16" (2.95cm). This cooling option should be used when 200 LFM or more of continuous airflow is not available for the processor.

**CONFIGURATION** The setup of the configuration jumpers on the SHB is described below. \* indicates the JUMPERS default value of each jumper. **NOTE:** For two-position jumpers (3-post), "TOP" is toward the memory sockets; "BOTTOM" is toward the edge fingers. Description Jumper JU8 **Password Clear** Install for one power-up cycle to reset the password to the default (null password). Remove for normal operation. \* JU10/JU11 System Flash ROM Operational Modes The Flash ROM has two programmable sections: the Boot Block for "flashing" in the BIOS and the Main Block for the executable BIOS and PnP parameters. Normally only the Main Block is updated when a new BIOS is flashed into the system. JU10 JU11 All Blocks Write Enabled Remove \* Remove \* Boot Block Write Protected Install Remove Block 2-16 Write Protected Install Remove **JU12 CMOS** Clear Install on the TOP to clear. Install on the BOTTOM to operate. \*

**NOTE:** To clear the CMOS, power down the system and install the jumper on the TOP. Wait for at least two seconds, move the jumper back to the BOTTOM and turn the power on. When AMIBIOS displays the "CMOS Settings Wrong" message, press F1 to go into the BIOS Setup Utility, where you may reenter your desired BIOS settings, load optimal defaults or load failsafe defaults.

ETHERNET LEDS AND CONNECTORS	Each Ethernet inter- connector.	face has two LEDs for status indication and an RJ-45 network
	LED/Connector	Description
Activity LED	Orange LED which indicates network activity. This is the upper LED on the LAN connector (i.e., toward the memory sockets).	
	Off	Indicates there is no current network transmit or receive activity.
	On (flashing)	Indicates network transmit or receive activity.
	Speed LED	Bi-color (green/orange) LED which identifies the connection speed. This is the lower LED on the LAN connector (i.e., toward the edge connectors).
	Green	Indicates a valid link at 1000-Mb/s.
	Orange	Indicates a valid link at 100-Mb/s.
	Off	Indicates a valid link at 10-Mb/s.
	RJ-45 Network Connector	The RJ-45 network connector requires a category 5 (CAT5) unshielded twisted-pair (UTP) 2-pair cable for a 100-Mb/s network connection or a category 3 (CAT3) or higher UTP 2-pair cable for a 10-Mb/s network connection. A category 5e (CAT5e) or higher UTP 2-pair cable is recommended for a 1000-Mb/s (Gigabit) network connection.

#### STATUS LEDS POST Code LEDs

As the POST (Power On Self Test) routines are performed during boot-up, test codes are displayed on Port 80 POST code LEDs 1 through 8, which are located in the center of the board to the right of the processor and are numbered from top (1) to bottom (8). Refer to the board layout earlier in this chapter for the exact location of the POST code LEDs.

These POST codes may be helpful as a diagnostic tool. Specific error codes are listed in *Appendix A - BIOS Messages*, along with a chart to interpret the LEDs into hexadecimal format.

#### **CPU Throttling LED**

The CPU throttling LED (LED9) indicates the status of CPU thermal shutdown, as shown below:

LED Status	Description
Off	Indicates the CPU is operating within acceptable thermal levels.
On (flashing)	Indicates the CPU is throttling down to a lower operating speed due to rising CPU temperature.
On (solid)	Indicates the CPU has reached the thermal shutdown threshold limit. The SHB is still operating, but a thermal shutdown may soon occur.

**NOTE:** When a thermal shutdown occurs, the LED will stay on in systems using non-ATX/EPS power supplies. The CPU will cease functioning, but power will still be applied to the SHB. In systems with ATX/EPS power supplies, the LED will turn off when a thermal shutdown occurs because system power is removed via the ACPI soft control power signal S5. In this case, all SHB LEDs will turn off; however, stand-by power will still be present.

#### **Backplane LAN LED**

The backplane LAN LED (LED10) indicates the status of communication between the SHB and the backplane, as shown below:

LED Status	Description
Off	Indicates the LAN is inactive and link communications have not been established.
On (flashing)	Indicates that data is being transferred between the SHB and the backplane.
On (solid)	Indicates the LAN has a valid link and is ready for data transfers.

SYSTEM BIOSThe System BIOS is an AMIBIOS with a ROM-resident setup utility. The BIOS SetupSETUP UTILITYUtility allows you to select to the following categories of options:

- Main Menu
- Advanced Setup
- PCIPnP Setup
- Boot Setup
- Security Setup
- Chipset Setup
- Exit

Each of these options allows you to review and/or change various setup features of your system. Details are provided in the following chapters of this manual.

CONNECTORS							
	<b>NOTE:</b> Pin 1 on the connectors is indicated by the square pad on the PCB.						
	P1 -	<b>10/1</b> 8 pir	<b>10/100/1000Base-T Ethernet Connector - LAN 2</b> 8 pin shielded RJ-45 connector, Belfuse #0826-1X1T-23-F				
		Pin 1 2 3 4 5 6 7 8	<u>Signal</u> TRP1+ TRP1- TRP2+ TRP3+ TRP3- TRP2- TRP4+ TRP4-				
	P5 -	<b>Spea</b> 4 pir	<b>ker Port Conn</b> single row head	<b>ector</b> der, Amp #64	0456	5-4	
		Pin 1 2 3 4	<u>Signal</u> Speaker Data Key Gnd +5V				
	P10 -	Exte 2 pir	ernal Reset Con a single row head	nector der, Amp #64	0456	5-2	
		<u>Pin</u> 1 2	<u>Signal</u> External Rese Gnd	t In (Low Ac	tive)		
	P11 -	<b>ATA</b> 40 pi	/ <b>100 Hard Driv</b> in dual row head	v <b>e Connector</b> ler, Amp #1-1	1761	610-3	
		<u>Pin</u> 1 3 5 7 9	<u>Signal</u> Reset Data 7 Data 6 Data 5 Data 4 Data 3	<u>Pi</u> 2 6 8 10	in 2 4 5 3 0 2	Signal Gnd Data 8 Data 9 Data 10 Data 11 Data 12	
		13 15 17 19 21 23	Data 2 Data 1 Data 0 Gnd DRQ 0 IOW	12 14 16 18 20 22	- 4 5 8 0 2 4	Data 13 Data 14 Data 15 NC Gnd Gnd	

25

IOR

Gnd

26

## CONNECTORS

(CONTINUED)	
-------------	--

#### P11 - Primary IDE Hard Drive Connector (continued)

<u>Pin</u>	<u>Signal</u>	<u>Pin</u>	<u>Signal</u>
27	IORDY	28	SELPDP
29	DACK 0	30	Gnd
31	IRQ 14	32	NC
33	Add 1	34	PCBL DET *
35	Add 0	36	Add 2
37	CS 1P	38	CS 3P
39	IDEACTP	40	Gnd

\* For ATA/66 and ATA/100 drives, which should be set for Cable Select for proper speed operation. If other drives are detected, pin definition is Gnd.

#### P12 - Hard Drive LED Connector

4 pin single row header, Amp #640456-4

- <u>Pin</u> <u>Signal</u>
- 1 LED +
- 2 LED -
- 3 LED -
- 4 LED +

#### P15 - Video Interface Connector

15 pin connector, Molex #48203-6042

		Pin	Signal		
<u>Pin</u>	<u>Signal</u>		-	<u>Pin</u>	<u>Signal</u>
		6	Gnd		
1	Red	-	0 1	11	NC
2	C	1	Gnd	10	FEDI
2	Green	8	Gnd	12	EEDI
3	Blue	0	Ullu	13	HSYNC
5	Dide	9	+5V	15	1101110
4	NC			14	VSYNC
		10	Gnd		
5	Gnd			15	EECS

## P16 - 10/100/1000Base-T Ethernet Connector - LAN 1

8 pin shielded RJ-45 connector, Belfuse #0826-1X1T-23-F

<u>Pin</u> 1	<u>Signal</u> TRP1+
2	TRP1-
3	TRP2+
4	TRP3+
5	TRP3-
6	TRP2-
7	TRP4+
8	TRP4-

CONNECTORS								
(CONTINUED)	P17 -	Univ	versal Serial Bus (	USB) Connec	ctor			
		10 p	10 pin dual row header, Amp #1761610-3					
		(+3)	(15 v ruseu with sen-resetting ruses)					
		<u>Pin</u>	<u>Signal</u>	<u>Pin</u>	<u>Signal</u>			
		1	+5V-USB2	2	+5V-USB3			
		3	USB2-	4	USB3-			
		5	USB2+	6	USB3+			
		7	Gnd-USB2	8	Gnd-USB3			
		9	Chassis Gha	10	Chassis Gha			
	P17A -	Univ	versal Serial Bus (	USB) Connec	ctor			
		USB vertical connector, Molex #47500-0001						
		(+51	(+5V fused with self-resetting fuse)					
		<u>Pin</u>	<u>Signal</u>					
		1	+5V-USB1					
		2	USB1-					
		3	USBI+					
		4	Gna-USB1					
	P17B -	Univ	Universal Serial Bus (USB) Connector					
		USB	USB vertical connector, Molex #47500-0001					
		(+51	/ fused with self-read	setting fuse)				
		<u>Pin</u>	<u>Signal</u>					
		1	+5V-USB0					
		2	USB0-					
		2 1	USDU+ Gnd USB0					
		4	0110-0500					
	P17C -	Universal Serial Bus (USB) Connector						
		10 pin dual row header, Amp #1761610-3						
		(+5\	/ fused with self-read	setting fuses)				
		<u>Pin</u>	<u>Signal</u>	Pin	<u>Signal</u>			
		1	+5V-USB4	2	+5V-USB5			
		3	USB4-	4	USB5-			
		כ ד	USD4+ Gnd-USR1	0 Q	USDJT Gnd-USB5			
		9	Chassis Gnd	10	Chassis Gnd			
		,		10	Chussis Onu			
	P18 -	Syst	System Hardware Monitor Connector					
		4 pir	single row header,	, Amp #64045	56-4			
		Pin	Signal					

- Gnd
- GPO (General Purpose Output)
- CI (Chassis Intrusion Input) OVT (Over Temperature)
- 1 2 3 4

CONNECTORS (CONTINUED)	P19 -	- <b>CPU Fan</b> 3 pin single row header, Molex #22-23-2031				
		<u>Pin</u> 1 2 3	<u>Signal</u> Gnd +12V FanTach			
	P20 -	<b>I/O E</b> 76 pir	xpansion Mezzanine Ca	rd Co 5-038-0	nnector )1-FD-K	
		Pin 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63	$\frac{\text{Signal}}{+12\text{V}}$ NC NC NC NC NC NC ICH_SMI# ICH_SIOPME# Gnd L_FRAME# L_DRQ1# L_DRQ0# SERIRQ Gnd PCLK14SIO Gnd SMBDATA_RESUME SMBCLK_RESUME SMBCLK_RESUME SMBCLK_RESUME SALRT#_RESUME Gnd EXP_CLK100 EXP_CLK100 EXP_CLK100# Gnd C_PE_TXP4 C_PE_TXP4 C_PE_TXP3 C_PE_TXN3 Gnd C_PE_TXP2 C_PE_TXN2 Gnd	Pin 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64	Signal +5V_STANDBY +5V_DUAL +5V_DUAL +5V_DUAL NC ICH_RCIN# ICH_A20GATE Gnd L_AD3 L_AD2 L_AD1 L_AD0 Gnd PCLK33LPC Gnd IPMB_DAT IPMB_CLK IPMB_ALRT# Gnd EXP_RESET# ICH_WAKE# Gnd C_PE_RXP4 C_PE_RXP4 C_PE_RXP4 C_PE_RXP3 C_PE_RXP3 Gnd C_PE_RXP3 C_PE_RXP2 C_PE_RXP2 C_PE_RXP2 C_PE_RXP2 Gnd	
		65 67 69 71 73 75	C_PE_TXP1 C_PE_TXN1 Gnd +3.3V +3.3V +3.3V	66 68 70 72 74 76	C_PE_RXP1 C_PE_RXN1 Gnd +5V +5V +5V	

CONNECTORS (CONTINUED)	P21 -	Power Good LED2 pin single row header, Amp #640456-2 <u>Pin</u> Signal1LED -2LED +
	P27 -	SATA Port 17 pin vertical connector, Molex #67491-0031PinSignal1Gnd2TX+3TX-4Gnd5RX-6RX+7Gnd
	P28 -	SATA Port 27 pin vertical connector, Molex #67491-0031PinSignal1Gnd2TX+3TX-4Gnd5RX-6RX+7Gnd
	P31 -	SATA Port 37 pin vertical connector, Molex #67491-0031PinSignal11374576RX+7676

## CONNECTORS

(CONTINUED)

#### P32 -SATA Port 4

7 pin vertical connector, Molex #67491-0031

- Pin <u>Signal</u>
- 1 Gnd
- TX+ TX-
- Gnd
- 2 3 4 5 6 7 RX-
- RX+
- Gnd

# Chapter 2 PCI Express<sup>TM</sup> Reference

INTRODUCTION	PCI Express <sup>™</sup> i bundled togethe frequencies.	s a high-speed, h er with each lane	igh-bandwidth interface with multiple channels (lanes) using full-duplex, serial data transfers with high clock					
	The PCI Express improves upon capabilities. W between a processerial data trans in both direction host board (SH	The PCI Express architecture is based on the conventional PCI addressing model, but improves upon it by providing a high-performance physical interface and enhanced capabilities. Whereas the PCI bus architecture provided parallel communication between a processor board and backplane, the PCI Express protocol provides high-speed serial data transfer, which allows for higher clock speeds. The same data rate is available in both directions simultaneously, effectively reducing bottlenecks between the system host board (SHB) and PCI Express option cards.						
	PCI Express op that support leg Because of this same system.	PCI Express option cards may require updated device drivers. Most operating systems that support legacy PCI cards will also support PCI Express cards without modification. Because of this design, PCI, PCI-X and PCI Express option cards can co-exist in the same system.						
	PCI Express co connectors are	PCI Express connectors have lower pin counts than PCI bus connectors. The PCIe connectors are physically different, based on the number of lanes in the connector.						
PCI Express Links	Several PCI Ex room for stages full-duplex link lanes for transn 16-lane configu indicates that th direction. Since counting bandw	Several PCI Express channels (lanes) can be bundled for each expansion slot, leaving room for stages of expansion. A link is a collection of one or more PCIe lanes. A basic full-duplex link consists of two dedicated lanes for receiving data and two dedicated lanes for transmitting data. PCI Express supports scalable link widths in 1-, 4-, 8- and 16-lane configurations, generally referred to as x1, x4, x8 and x16 slots. A x1 slot indicates that the slot has one PCIe lane, which gives it a bandwidth of 250MB/s in each direction. Since devices do not compete for bandwidth, the effective bandwidth, counting bandwidth in both directions is 500MB/s (full-duplex)						
	The number and component PCI mined by the lin	The number and configuration of an SHB's PCI Express links is determined by specific component PCI Express specifications. The bandwidths for the PCIe links are determined by the link width multiplied by 250MB/s and 500MB/s, as follows:						
	Slot		Full-Duplex					
	Size	Bandwidth	Bandwidth					
	x1	250MB/s	500MB/s					
	x4	1GB/s	2GB/s					
	x8 x16	2GB/s 4GB/s	4GB/s 8GB/s					
	Scalability is a core feature of PCI Express. Some chipsets allow a PCI Express link to be subdivided into additional links, e.g., a x8 link may be able to be divided into two x4 links. In addition, although a board with a higher number of lanes will not function in a slot with a lower number of lanes (e.g., a x16 board in a x1 slot) because the connectors are mechanically and electrically incompatible, the reverse configuration will function. A board with a lower number of lanes can be placed into a slot with a higher number of lanes (e.g., a x4 board into a x16 slot). The link auto-negotiates between the PCI Express							

devices to establish communication. The mechanical option card slots on a PICMG 1.3 backplane must have PCI Express configuration straps that alert the SHB to the PCI

Express electrical configuration expected. The SHB can then reconfigure the PCIe links for optimum system performance.

For more information, refer to the PCI Industrial Manufacturers Group's *SHB Express*<sup>™</sup> *System Host Board PCI Express Specification, PICMG*<sup>®</sup> 1.3.

**SHB CONFIGURATIONS** There are two classes of PCI Express SHB configurations: server-class and graphicsclass. Server applications require multiple, high-bandwidth PCIe links, and therefore the server-class SHB configuration is identified by multiple x8 and x4 links to the SHB edge connectors.

> SHBs which require high-end video or graphics cards generally use a x16 PCI Express link. The graphics-class SHB configuration is identified by one x16 PCIe link and one x4 or four x1 links to the edge connectors. As PCI Express chipsets continue to evolve, it is possible that more x4 and/or x1 links could be supported in graphics-class SHBs. Currently, most video or graphics cards communicate to the SHB at an effective x1, x4 or x8 PCI Express data rate and do not actually make use of all of the signal lanes in a x16 connector.

> **NOTE:** Server-class SHBs should always be used with server-class PICMG 1.3 backplanes and graphics-class SHBs should always be used with graphics-class PICMG 1.3 backplanes. Combining incompatible SHBs and backplanes will not cause damage to the option cards or SHB, but one or more of the slots may not function and may result in one or more PCI Express option cards on the backplane being non-functional. This is due to the fact that there will not be enough available links to properly connect all of the PCI Express option card slots to the SHB.

#### PCI EXPRESS EDGE CONNECTOR PIN ASSIGNMENTS

Trenton's TML SHB uses edge connectors A, B, C and D. Optional I/O signals are defined in the PICMG 1.3 specification and if implemented must be located on edge connector C of the SHB. The TML makes the Intelligent Platform Management Bus (IPMB) signals available to the user. The TML supports two USB ports (USB 6 and 7) and one 10/100Base-T Ethernet interface for use on PICMG 1.3 compatible backplanes via the SHB's edge connector C. The TML also has a factory build option that enables two additional USB ports (USB 4 and 5) on edge connector C. Optional edge connector C routings defined in the PICMG 1.3 specification for an additional Ethernet interface and two SATA ports are not supported by the TML.

The following table shows pin assignments for the PCI Express edge connectors on the TML SHB.

- \* Pins 3 and 4 of Side B of Connector A (TDI and TDO) are jumpered together.
- \*\* NC for standard build; USB0P/USB0N (USB4) for factory build option
- \*\*\* NC for standard build; USB1P/USB1N (USB5) for factory build option

Connector A			Connector B			Connector C			Connector D		
Side B	Side A		Side B	Side A		Side B	Side A		Side B	Side A	
1 SMCLK 2 GND 3 TDI* 4 TDO* 5 NC 6 PWRBT# 7 PWRGD 8 SHB_RST# 9 CFG0 10 CFG2 11 RSVD	SMDAT GND NC WAKE# PME# PSON# PERST# CFG1 CFG3 GND	1 2 3 4 5 6 7 8 9 10 11	+5Vaux GND a_PETp8 a_PETn8 GND GND a_PETp9 a_PETn9 GND GND RSVD	+5Vaux RSVD GND a_PERp8 a_PERp8 GND GND a_PERp9 a_PERn9 GND	1 2 3 4 5 6 7 8 9 10 11	NC** NC** GND USB2P† USB2N† GND GND NC** GND USBOC2#†	GND GND NC*** GND GND USB3P† USB3N† GND NC*** GND	1 2 3 4 5 6 7 8 9 10 11	INTB# INTD# GND REQ3# REQ2# PCI_RST# REQ1# REQ0# SDONE GND CLKFO	INTA# INTC# VIO GNT3# GNT2# GNT1# GNT0# SERR# +3.3V CLKF1 GND	
Mechanical K	Mechanical Key		Mechanical Key		Mechanical Key			Mechanical Key			
12         GND           13         b_PETp0           14         b_PETp0           15         GND           16         GND           17         b_PETp1           18         b_PETp1           19         GND           20         GND           21         b_PETp2           22         b_PETp2           23         GND           24         GND           25         b_PETp3           26         b_PETp3           27         GND           28         GND           29         REFCLK0+           30         REFCLK0-           31         GND           32         RSVD-G           33         REFCLK2-           35         GND           36         RSVD-G           37         REFCLK4-           38         REFCLK4-           39         GND           30         REFCLK4-           39         GND           30         RSVD-G	RSVD GND b_PERP0 b_PER00 GND b_PER01 b_PER01 b_PER01 b_PER01 b_PER02 b_PER02 b_PER02 b_PER02 b_PER02 b_PER03 b	$\begin{array}{c} 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 22\\ 23\\ 24\\ 25\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 5\\ 36\\ 37\\ 38\\ 39\\ 0\end{array}$	GND a_PETp10 a_PETp10 GND GND a_PETp11 a_PETn11 GND GND a_PETp12 a_PETp12 a_PETp12 GND a_PETp13 a_PETp13 a_PETp13 a_PETp14 a_PETp14 a_PETp14 a_PETp15 a_PETp15 a_PETp15 a_PETp15 a_PETp15 a_PETp15 a_PETp15 GND RSVD RSVD GND GND	RSVD GND a_PER10 a_PER10 GND GND GND a_PERp11 a_PERn11 GND a_PERp12 a_PERn12 GND a_PERp13 a_PERn13 GND GND a_PERp13 a_PERn13 GND GND a_PERp14 a_PERn14 GND GND a_PERp15 a_PERn15 GND SVD GND SVD GND GND GND GND	$\begin{array}{c} 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 22\\ 23\\ 24\\ 25\\ 227\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 536\\ 37\\ 38\\ 39\\ 40\\ \end{array}$	GND NC GND GND NC NC GND GND GND GND GND GND GND GND GND GND	USBOC3#† GND GND NC SND GND GND NC NC GND GND GND GND GND GND GND SNC NC SND GND SNC NC SND GND SNC NC SND GND GND SND GND SND GND SND SND SND SND SND SND SND SND SND S	$\begin{array}{c} 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 22\\ 23\\ 24\\ 25\\ 227\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 5\\ 36\\ 37\\ 38\\ 39\\ 0\end{array}$	CLKC GND CLKA +3.3V AD31 AD29 M66EN AD27 AD25 GND C/BE3# AD23 GND AD21 AD19 +5V AD17 C/BE2# PCI_PRST# IRDY# DEVSEL# LOCK# PERR# GND PAR SB0# GND AD15 AD13	CLKD +3.3V CLKB GND +3.3V AD30 AD28 GND AD28 GND AD26 AD24 +3.3V AD22 AD20 PCIXCAP AD18 AD16 GND FRAME# TRDY# +5V STOP# GND C/BE1# AD14 GND AD12 AD10 GND	

† Pins for USB2 and USB3 in the SHB Express<sup>™</sup> Specification logically support USB6 and USB7 on the TML

#### PCI EXPRESS EDGE CONNECTOR PIN ASSIGNMENTS (CONTINUED)

Connector A		Connector B			Connector C			Connector D		
Side B	Side A		Side B	Side A		Side B	Side A		Side B	Side A
<ul> <li>41 REFCLK6+</li> <li>42 REFCLK6-</li> <li>43 GND</li> <li>44 GND</li> <li>45 a_PETp0</li> <li>46 a_PETn0</li> <li>47 GND</li> <li>48 GND</li> <li>49 a_PETp1</li> <li>50 a_PETp1</li> <li>51 GND</li> <li>52 GND</li> <li>53 a_PETp2</li> <li>54 a_PETp2</li> <li>55 GND</li> <li>56 GND</li> <li>57 a_PETp3</li> <li>58 a_PETp3</li> <li>59 GND</li> <li>60 GND</li> <li>61 a_PETp4</li> <li>62 a_PETp4</li> <li>63 GND</li> <li>64 GND</li> <li>64 GND</li> <li>68 GND</li> <li>69 a_PETp5</li> <li>66 a_PETp5</li> <li>66 a_PETp5</li> <li>66 a_PETp5</li> <li>66 a_PETp5</li> <li>66 a_PETp6</li> <li>70 a_PETp6</li> <li>70 a_PETp7</li> <li>74 a_PETp7</li> <li>75 GND</li> <li>76 GND</li> <li>77 RSVD</li> <li>78 +3.3V</li> <li>79 +3.3V</li> <li>80 +3.3V</li> <li>81 +3.3V</li> <li>82 NC</li> </ul>	GND GND REFCLK7+ REFCLK7- GND a_PERp0 a_PERp0 a_PERp1 a_PERp1 a_PERp1 a_PERp2 a_PERp2 a_PERp3 a_PERp3 a_PERp3 a_PERp3 a_PERp3 a_PERp3 a_PERp4 a_PERp4 a_PERp4 a_PERp5 a_PERp5 GND GND a_PERp5 a_PERp5 GND GND a_PERp5 a_PERp7 a_PERp7 a_PERp7 a_PERp7 a_ND GND a_PERp7 a_SND GND a_PERp7 a_SND GND a_PERp7 a_SND GND a_PERp7 a_SND GND a_PERp7 a_SND GND a_PERp7 a_PERN3 GND GND a_PERp7 a_PER GND GND a_PERP7 a_PERN3 GND GND a_PERP7 A_PERP3 a_SND GND a_PERP6 A_PERP7 A_PERP5 A_PER	41 42 43 44 45 46 47 48 49	GND GND +12V +12V +12V +12V +12V +12V +12V	GND GND +12V +12V +12V +12V +12V +12V +12V	$\begin{array}{c} 41\\ 42\\ 43\\ 44\\ 5\\ 51\\ 52\\ 53\\ 54\\ 55\\ 56\\ 57\\ 89\\ 61\\ 62\\ 63\\ 66\\ 67\\ 89\\ 71\\ 72\\ 73\\ 74\\ 75\\ 67\\ 78\\ 98\\ 81\\ 8\end{array}$	GND +3.3V +3.2V +3	NC +3.3V +3.3V +3.3V +3.3V +3.3V +3.3V +3.3V +3.3V +3.3V +3.3V +3.3V +3.3V GND GND GND GND GND GND GND GND GND GND	41 42 43 44 45 46 47 48 49	GND AD11 AD08 GND AD07 AD04 GND AD03 AD00	AD09 C/BE0# GND AD06 AD05 GND AD02 AD01 GND
#### PCI EXPRESS SIGNALS OVERVIEW

The following table provides a description of the SHB slot signal groups on the PCI Express connectors.

Туре	Signals	Description	Connector	Source
Global	GND, +5V, +3.3V, +12V PSON# PWRGD, PWRBT#, +5Vaux TDI TDO SMCLK, SMDAT IPMB_CL, IPMB_DA CFG[0:3] SHB_RST# RSVD RSVD-G WAKE#	Power Optional ATX support Optional ATX support Optional JTAG support Optional JTAG support Optional SMBus support Optional IPMB support PCle configuration straps Optional reset line Reserved Reserved ground Signal for link reactivation	A A and B A A C C A A A and B A A	Backplane SHB Backplane Backplane SHB & Backplane SHB & Backplane Backplane SHB Backplane Backplane
PCle	a_PETp[0:15] a_PETn[0:15] a_PERp[0:15] a_PERn[0:15]	Point-to-point from SHB slot through the x16 PCIe connector (A) to the target device(s)	A and B	SHB & Backplane
	b_PETp[0:3] b_PETn[0:3] b_PERp[0:3] b_PERn[0:3]	Point-to-point from SHB slot through the x8 PCIe connector (B) to the target device(s)	A	SHB & Backplane
	REFCLK[0:7]+ REFCLK[0:7]-	Clock synchronization of PCIe expansion slots	A	SHB
	PERST#	PCle fundamental reset	A	SHB & Backplane
PCI(-X)	AD[0:31], FRAME#, IRDY#, TRDY#, STOP#, LOCK#, DEVSEL#, PERR#, SERR#, C/BE[0:3], SDONE, SBO#, PAR	Bussed on SHB slot and expansion slots	D	SHB & Backplane
	GNT[0:3], REQ[0:3], CLKA, CLKB, CLKC, CLKD, CLKFO, CLKFI	Point-to-point from SHB slot to each expansion slot	D	SHB & Backplane
	INTA#, INTB#, INTC#, INTD#	Bussed (rotating) on SHB slot and expansion slots	D	Backplane
	M66EN, PCIXCAP	Bussed on SHB slot and expansion slots	D	Backplane
	PCI_PRST#	PCI(-X) present on backplane detect	D	Backplane
	PME#	Optional PCI wake-up event bussed on SHB and backplane expansion slots	А	Backplane
Misc. I/O	USB[2:3]P, USB[2:3]N, USBOC[2:3]#	Optional point-to-point from SHB Connector C to a desti- nation USB device	С	SHB & Backplane

This page intentionally left blank.

# Chapter 3 System BIOS

**BIOS OPERATION** Chapters 3 through 7 of this manual describe the operation of the American Megatrends AMIBIOS and the BIOS Setup Utility. Refer to *Running AMIBIOS Setup* later in this chapter for standard Setup screens, options and defaults. The available Setup screens, options and defaults may vary if you have a custom BIOS.

When the system is powered on, AMIBIOS performs the Power-On Self Test (POST) routines. These routines are divided into two phases:

- 1) **System Test and Initialization**. Test and initialize system boards for normal operations.
- 2) System Configuration Verification. Compare defined configuration with hardware actually installed.

If an error is encountered during the diagnostic tests, the error is reported in one of two different ways. If the error occurs before the display device is initialized, a series of beeps is transmitted. If the error occurs after the display device is initialized, the error message is displayed on the screen. See *BIOS Errors* later in this section for more information on error handling.

The following are some of the Power-On Self Tests (POSTs) which are performed when the system is powered on:

- CMOS Checksum Calculation
- Keyboard Controller Test
- CMOS Shutdown Register Test
- 8254 Timer Test
- Memory Refresh Test
- Display Memory Read/Write Test
- Display Type Verification
- Entering Protected Mode
- Memory Size Calculation
- Conventional and Extended Memory Test
- DMA Controller Tests
- Keyboard Test
- System Configuration Verification and Setup

AMIBIOS checks system memory and reports it on both the initial AMIBIOS screen and the AMIBIOS System Configuration screen which appears after POST is completed. AMIBIOS attempts to initialize the peripheral devices and if it detects a fault, the screen displays the error condition(s) which has/have been detected. If no errors are detected, AMIBIOS attempts to load the system from a bootable device, such as a floppy disk or hard disk. Boot order may be specified by the **Boot Device Priority** option on the Boot Setup Menu as described in the *Boot Setup* chapter later in this manual. Normally, the only POST routine visible on the screen is the memory test. The following screen displays when the system is powered on:

AMIBIOS (C)2003 American Megatrends, Inc. TRENTON Technology Inc. Press DEL to run Setup

#### **Initial Power-On Screen**

You have two options:

• Press **<Del>** to access the BIOS Setup Utility.

This option allows you to change various system parameters such as date and time, disk drives, etc. The *Running AMIBIOS Setup* section of this manual describes the options available.

You may be requested to enter a password before gaining access to the BIOS Setup Utility. (See *Password Entry* later in this section.)

If you enter the correct password or no password is required, the BIOS Setup Utility Main Menu displays. (See *Running AMIBIOS Setup* later in this section.)

• Allow the bootup process to continue without invoking the BIOS Setup Utility.

In this case, after AMIBIOS loads the system, you may be requested to enter a password. (See *Password Entry* later in this section.)

Once the POST routines complete successfully, a screen displays showing the current configuration of your system, including processor type, base and extended memory amounts, floppy and hard drive types, display type and peripheral ports.

#### **Password Entry**

The system may be configured so that the user is required to enter a password each time the system boots or whenever an attempt is made to enter the BIOS Setup Utility. The password function may also be disabled so that the password prompt does not appear under any circumstances.

The **Password Check** option in the Security Menu allows you to specify when the password prompt displays: **Always** or only when **Setup** is attempted. This option is available only if the supervisor and/or user password(s) have been established. The supervisor and user passwords may be changed using the **Change Supervisor Password** and **Change User Password** options on the Security Menu. If the passwords are null, the password prompt does not display at any time. See the *Security Setup* section of this chapter for details on setting up passwords.

When password checking is enabled, the following password prompt displays:



Type the password and press <Enter>.

**NOTE:** The null password is the system default and is in effect if a password has not been assigned or if the CMOS has been corrupted. In this case, the password prompt does not display. To set up passwords, you may use the **Change Supervisor Password** and **Change User Password** options on the Security Menu of the BIOS Setup Utility. (See the *Security Setup* section later in this chapter.)

If an incorrect password is entered, the following screen displays:



You may try again to enter the correct password. If you enter the password incorrectly three times, the system responds in one of two different ways, depending on the value specified in the **Password Check** option on the *Security* Menu:

- 1) If the **Password Check** option is set to **Setup**, the system does not let you enter Setup, but does continue the booting process. You must reboot the system manually to retry entering the password.
- 2) If the **Password Check** option is set to **Always**, the system locks and you must reboot. After rebooting, you will be requested to enter the password.

Once the password has been entered correctly, you are allowed to continue.

# **BIOS Errors**

If an error is encountered during the diagnostic checks performed when the system is powered on, the error is reported in one of two different ways:

- 1) If the error occurs before the display device is initialized, a series of beeps is transmitted.
- If the error occurs after the display device is initialized, the screen displays the error message. In the case of a non-fatal error, a prompt to press the <F1> key may also appear on the screen.

Explanations of the beep codes and BIOS error messages may be found in *Appendix A* - *BIOS Messages*.

As the POST routines are performed, test codes are presented on Port 80H. These codes may be helpful as a diagnostic tool and are listed in *Appendix A - BIOS Messages*.

If certain non-fatal error conditions occur, you are requested to run the BIOS Setup Utility. The error messages are followed by this screen:

```
AMIBIOS (C)2003 American Megatrends, Inc.
TRENTON Technology Inc.
Press F1 to Run SETUP
Press F2 to load default values and continue
```

Press **<F1>**. You may be requested to enter a password before gaining access to the BIOS Setup Utility. (See *Password Entry* earlier in this section.)

If you enter the correct password or no password is required, the BIOS Setup Utility Main Menu displays.

**RUNNING AMIBIOS SETUP** AMIBIOS Setup keeps a record of system parameters, such as date and time, disk drives and other user-defined parameters. The Setup parameters reside in the Read Only Memory Basic Input/Output System (ROM BIOS) so that they are available each time the system is turned on. The BIOS Setup Utility stores the information in the complementary metal oxide semiconductor (CMOS) memory. When the system is turned off, a backup battery retains system parameters in the CMOS memory.

Each time the system is powered on, it is configured with these values, unless the CMOS has been corrupted or is faulty. The BIOS Setup Utility is resident in the ROM BIOS so that it is available each time the computer is turned on. If, for some reason, the CMOS becomes corrupted, the system is configured with the default values stored in this ROM file.

As soon as the system is turned on, the power-on diagnostic routines check memory, attempt to prepare peripheral devices for action, and offer you the option of pressing **<Del>** to run the BIOS Setup Utility.

If certain non-fatal errors occur during the Power-On Self Test (POST) routines which are run when the system is turned on, you may be prompted to run the BIOS Setup Utility by pressing <F1>.

#### **BIOS SETUP** UTILITY MAIN Menu

When you press <F1> in response to an error message received during the POST routines or when you press the <Del> key to enter the BIOS Setup Utility, the following screen displays:

BIOS SETUP UTILITY			
Main Advance	ed PCIPnP Boot Security C	hipset Exit	
System Overview		Use [ENTER], {TAB] or [SHIFT-TAB] to	
	00.00	select a field.	
AMIBIOS version	: 08.00.xx		
BIOS Build Date	: 01/19/06	Use [+] or [-] to	
BIOS ID	: 0ABIW008	configure System Time.	
Processor			
Туре	: Intel(R) CPU T2500		
Speed	: 2000MHz		
Count	: 1		
System Memory		$\leftarrow \rightarrow$ Select Screen	
Size	: 1024MB	$\uparrow \downarrow$ Select Item	
		+- Change Field	
System Time	[00:00]	Tab Select Field	
- System Date	[Mon 01/01/2001]	F1 General Help	
-		F10 Save and Exit	
		ESC Exit	
vxx.xx (C)Copyright 1985-2002, American Megatrends, Inc.			

# **BIOS Setup Utility Main Menu**

When you display the BIOS Setup Utility Main Menu, the format is similar to the sample shown above. The data displayed on the top portion of the screen details parameters detected by AMIBIOS for your processor board and may not be modified. The system time and date displayed on the bottom portion of the screen may be modified.

The descriptions for the system options listed below show the values as they appear if UTILITY MAIN you have not changed them yet. Once values have been defined, they display each time **MENU OPTIONS** the BIOS Setup Utility is run.

#### System Time/System Date

These options allow you to set the correct system time and date. If you do not set these parameters the first time you enter the BIOS Setup Utility, you will receive a "Run SETUP" error message when you boot the system until you set the correct parameters.

The Setup screen displays the system options:

System Time	[00:00:00]
System Date	[Mon 01/01/2001]

There are three fields for entering the time or date. Use the **<Tab>** key or the **<Enter>** key to move from one field to another and type in the correct value for the field.

**BIOS SETUP** 

If you enter an invalid value in any field, the screen will revert to the previous value when you move to the next field. When you change the value for the month, day or year field, the day of the week changes automatically when you move to the next field.

**BIOS SETUP** UTILITY OPTIONS The BIOS Setup Utility allows you to change system parameters to tailor your system to your requirements. Various options which may be changed are listed below. Further explanations of these options and available values may be found in later chapters of this manual, as noted below.

**NOTE:** Do *not* change the values for any option unless you understand the impact on system operation. Depending on your system configuration, selection of other values may cause unreliable system operation.

Use the **Right Arrow** key to display the desired menu. The following menus are available:

- Select **Advanced** to make changes to Advanced Setup parameters as described in the *Advanced Setup* chapter of this manual. The following options may be modified:
  - CPU Configuration
    - Max CPUID Value Limit
    - CPU TM Function
    - Execute Disable Bit
    - C1E Support
    - Hardware Prefetcher
    - Adjacent Cache Line Prefetch
    - Hyper-Threading Function
  - IDE Configuration
    - ATA/IDE Configuration
      - Configure SATA As
      - Configure SATA Channels
      - Legacy IDE Channels
    - Primary IDE Master/Primary IDE Slave Secondary IDE Master/Secondary IDE Slave Third IDE Master/Third IDE Slave Fourth IDE Master/Fourth IDE Slave
      - Type
      - LBA/Large Mode
      - Block (Multi-Sector Transfer)

- PIO Mode
- DMA Mode
- S.M.A.R.T.
- 32Bit Data Transfer
- Hard Disk Write Protect
- IDE Detect Time Out (Sec)
- ATA(PI) 80Pin Cable Detection
- Floppy Configuration
  - Floppy A/Floppy B
- SuperIO Configuration
  - OnBoard Floppy Controller
  - Serial Port1 Address/Serial Port2 Address
  - Parallel Port Address
    - Parallel Port Mode
    - Parallel Port IRQ
- ACPI Configuration
  - General ACPI Configuration
    - Suspend Mode
    - Repost Video on S3 Resume
    - Power Supply Shutoff
  - Advanced ACPI Configuration
    - ACPI 2.0 Features
    - ACPI APIC Support
    - AMI OEMB Table
    - Headless Mode
  - Chipset ACPI Configuration
    - Energy Lake Feature
    - APIC ACPI SCI IRQ
    - USB Device Wakeup From S3/S4
- MPS Configuration
  - MPS Revision

- Remote Access Configuration
  - Remote Access
  - Serial Port Number
  - Serial Port Mode
  - Flow Control
  - Redirection After BIOS POST
  - Terminal Type
  - VT-UTF8 Combo Key Support
  - Sredir Memory Display Mode
- USB Configuration
  - Legacy USB Support
  - Port 64/60 Emulation
  - USB 2.0 Controller Mode
  - BIOS EHCI Hand-Off
- Select **PCIPnP** to make changes to PCI Plug and Play Setup parameters as described in the *PCI Plug and Play Setup* chapter of this manual. The following options may be modified:
  - Clear NVRAM
  - Plug & Play O/S
  - PCI Latency Timer
  - Allocate IRQ to PCI VGA
  - Palette Snooping
  - PCI IDE BusMaster
  - OffBoard PCI/ISA IDE Card
    - OffBoard PCI IDE Primary IRQ
    - OffBoard PCI IDE Secondary
  - Backplane LCI LAN
  - Onboard LAN Controllers
  - Onboard LAN Boot ROM
  - IRQs 3, 4, 5, 7, 9, 10, 11, 14 and 15
  - DMA Channels 0, 1, 3 5, 6 and 7
  - Reserved Memory Size
  - Reserved Memory Address

- Select **Boot** to make changes to Boot Setup parameters as described in the *Boot Setup* chapter of this manual. The following options may be modified:
  - Boot Settings Configuration
    - Quick Boot
    - Quiet Boot
    - AddOn ROM Display Mode
    - Bootup Num-Lock
    - PS/2 Mouse Support
    - Wait For 'F1' If Error
    - Hit 'DEL' Message Display
    - Interrupt 19 Capture
  - Boot Device Priority
  - Hard Disk Drives
  - Removable Drives
  - CD/DVD Drives
- Select **Security** to establish or change the supervisor or user password or to enable boot sector virus protection. These functions are described later in this chapter. The following options may be modified:
  - Change Supervisor Password
    - User Access Level
    - Password Check
  - Change User Password
    - Unattended Start
    - Password Check
  - Clear User Password
  - Boot Sector Virus Protection
- Select **Chipset** to make changes to Chipset Setup parameters as described in the *Chipset Setup* chapter of this manual. The following options may be modified:
  - North Bridge Configuration
    - DRAM Frequency
    - Configure DRAM Timing by SPD
      - DRAM CAS# Latency
      - DRAM RAS# to CAS# Delay

- DRAM RAS# Precharge
- DRAM RAS# Activate to Precharge
- Memory Hole
- South Bridge Configuration

•

- USB Functions
- USB 2.0 Controller
- SMBUS Controller
- Restore on AC Power Loss
- Select **Exit** to save or discard changes you have made to AMIBIOS parameters or to load the Optimal or Failsafe default settings. These functions are described later in this chapter. The following options are available:
  - Save Changes and Exit
  - Discard Changes and Exit
  - Discard Changes
  - Load Optimal Defaults
  - Load Failsafe Defaults

This page intentionally left blank.

**SECURITY SETUP** When you select **Security** from the BIOS Setup Utility Main Menu, the following Setup screen displays:

BIOS SETUP UTILITY	
Main Advanced PCIPnP Boot  Security	/ Chipset Exit
Security Settings	Install or Change the password.
Supervisor Password :Not Installed User Password :Not Installed	
Change Supervisor Password Change User Password Clear User Password	
Boot Sector Virus Protection [Disabled]	
	<ul> <li>↔ Select Screen</li> <li>↑↓ Select Item</li> <li>Enter Change</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>
vxx.xx (C)Copyright 1985-2002, American	Megatrends, Inc.

#### **Security Setup Screen**

When you display the Security Setup screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>**.

**NOTE:** The values on this screen do not necessarily reflect the values appropriate for your SHB. Refer to the explanations below for specific instructions about entering correct information.

SECURITY SETUP OPTIONS	The Security Setup options allow you to establish, change or clear the supervisor or user password and to enable boot sector virus protection.
	The descriptions for the system options listed below show the values as they appear if you have not changed them yet. Once values have been defined, they display each time the BIOS Setup Utility is run.
Change Supervisor Password	This option allows you to establish a supervisor password, change the current password or disable the password prompt by entering a null password. The password is stored in CMOS RAM.
	If you have signed on under the user password, this option is <i>not</i> available.

The **Change Supervisor Password** feature can be configured so that a password must be entered each time the system boots or just when a user attempts to enter the BIOS Setup Utility.

**NOTE:** The null password is the system default and is in effect if a password has not been assigned or if the CMOS has been corrupted. In this case, the "Enter CURRENT Password" prompt is bypassed when you boot the system, and you must establish a new password.

If you select the Change Supervisor Password option, the following window displays:



This is the message which displays before you have established a password, or if the last password entered was the null password. If a password has already been established, you are asked to enter the *current* password before being prompted to enter the *new* password.

Type the new password and press **<Enter>**. The password cannot exceed six (6) characters in length. The screen displays an asterisk (\*) for each character you type.

After you have entered the new password, the following window displays:

Confirm New Password	
----------------------	--

Re-key the new password as described above.

If the password confirmation is miskeyed, AMIBIOS Setup displays the following message:

Passwords do not match! [Ok]

No retries are permitted; you must restart the procedure.

If the password confirmation is entered correctly, the following message displays:



Press the **<Enter>** key to return to the Security screen. **Installed** displays on the screen next to the **Supervisor Password** option, indicating the password has been accepted. This setting will remain in effect until the supervisor password is either disabled or discarded upon exiting the BIOS Setup Utility.

If you have created a new password, be sure to select **Exit**, then **Save Changes and Exit** to save the password. The password is then stored in CMOS RAM. The next time the system boots, you are prompted for the password.

**NOTE:** Be sure to keep a record of the new password each time it is changed. If you forget it, use the Password Clear jumper to reset it to the default (null password). See the *Specifications* chapter of this manual for details.

If a password has been established, the following options and their default values are added to the screen:

User Access Level	[Full Access]
Password Check	[Setup]

#### **User Access Level**

This option allows you to define the level of access the user will have to the system.

The Setup screen displays the system option:

User Access Level

[Full Access]

Four options are available:

- Select No Access to prevent user access to the BIOS Setup Utility.
- Select **View Only** to allow access to the BIOS Setup Utility for viewing, but to prevent the user from changing any of the fields.
- Select **Limited** to allow the user to change only a limited number of options, such as Date and Time.
- Select **Full Access** to allow the user full access to change any option in the BIOS Setup Utility.

#### **Password Check**

This option determines when a password is required for access to the system.

The Setup screen displays the system option:

Password Check [Setup]

Two options are available:

- Select **Setup** to have the password prompt appear only when an attempt is made to enter the BIOS Setup Utility program.
- Select **Always** to have the password prompt appear each time the system is powered on.

DISABLING THE<br/>SUPERVISORTo disable password checking so that the password prompt does not appear, you may<br/>create a null password by selecting the Change Supervisor Password function and<br/>pressing <Enter> without typing in a new password. You will be asked to enter the<br/>current password before being allowed to enter the null password. After you press<br/><Enter> at the Enter New Password prompt, the following message displays:

Password uninstalled.
[0k]

CHANGE USER<br/>PASSWORDThe Change User Password option is similar in functionality to the Change Supervisor<br/>Password and displays the same messages. If you have signed on under the user<br/>password, the Change Supervisor Password function is not available for modification.

If a user password has been established, the **Password Check** option and its default value is added to the screen. This option determines when a user password is required for access to the system. For details, refer to the description for **Password Check** under the **Change Supervisor Password** heading earlier in this section.

CLEAR USERThis option allows you to clear the user password. It disables the user password by<br/>entering a null password.

If you select the Clear User Password option, the following window displays:

Clear	User Password?
[Ok]	[Cancel]

You have two options:

- Select **Ok** to clear the user password.
- Select Cancel to leave the current user password in effect.

**BOOT SECTOR** This option allows you to request AMIBIOS to issue a warning when any program or virus issues a Disk Format command or attempts to write to the boot sector of the hard disk drive.

The Setup screen displays the system option:

# Boot Sector Virus Protection [Disabled]

Available options are:

Disabled Enabled

**NOTE:** You should *not* enable boot sector virus protection when formatting a hard drive.

This page intentionally left blank.

**EXIT MENU** When you select **Exit** from the BIOS Setup Utility Main Menu, the following screen displays:

		BIOS	S SETUP	UTILITY	
Main	Advanced	PCIPnP	Boot	Security	Chipset  Exit
Exit Op Save Cha Discard Load Op Load Fa	tions anges and Ex. Changes and Changes timal Defaul ilsafe Defau	it Exit ts lts			<pre>Exit system setup after saving the changes. F10 key can be used for this operation.</pre>
v	хх.хх (С)Сор	yright 198	35-2002,	American	Megatrends, Inc.

#### **Exit Menu Screen**

When you display the Exit Menu screen, the format is similar to the sample shown above. Highlight the option you wish to select and press **<Enter>**.

**EXIT MENU** OPTIONS When you are running the BIOS Setup Utility program, you may either save or discard changes you have made to AMIBIOS parameters, or you may load the Optimal or Failsafe default settings.

#### Save Changes and Exit

The features selected and configured in the Setup screens are stored in the CMOS when this option is selected. The CMOS checksum is calculated and written to the CMOS. Control is then passed back to the AMIBIOS and the booting process continues, using the new CMOS values.

If you select the Save Changes and Exit option, the following window displays:

Save configuration	changes and exit setup?
[Ok]	[Cancel]

You have two options:

- Select **Ok** to save the system parameters and continue with the booting process.
- Select Cancel to return to the BIOS Setup Utility screen.

# **Discard Changes and Exit**

When the **Discard Changes and Exit** option is selected, the BIOS Setup Utility exits *without* saving the changes in the CMOS. Control is then passed back to AMIBIOS and the booting process continues, using the previous CMOS values.

If you select the Discard Changes and Exit option, the following window displays:

Discard changes	and exit setup?
[0k]	[Cancel]

You have two options:

- Select **Ok** to continue the booting process *without* writing any changes to the CMOS.
- Select Cancel to return to the BIOS Setup Utility screen.

#### **Discard Changes**

When the **Discard Changes** option is selected, the BIOS Setup Utility resets any parameters you have changed back to the values at which they were set when you entered the Setup Utility. Control is then passed back to the BIOS Setup Utility screen.

If you select the **Discard Changes** option, the following window displays:

Discard	changes?
[0k]	[Cancel]

You have two options:

- Select **Ok** to reset any parameters you have changed back to the values at which they were set when you entered the BIOS Setup Utility. This option then returns you to the BIOS Setup Utility screen.
- Select **Cancel** to return to the BIOS Setup Utility screen *without* discarding any changes you have made.

### Load Optimal or Failsafe Defaults

Each AMIBIOS Setup option has two default settings (Optimal and Failsafe). These settings can be applied to all AMIBIOS Setup options when you select the appropriate configuration option from the BIOS Setup Utility Main Menu.

You can use these configuration options to quickly set the system configuration parameters which should provide the best performance characteristics, or you can select a group of settings which have a better chance of working when the system is having configuration-related problems.

#### Load Optimal Defaults

This option allows you to load the Optimal default settings. These settings are best-case values which should provide the best performance characteristics. If CMOS RAM is corrupted, the Optimal settings are loaded automatically.

If you select the Load Optimal Defaults option, the following window displays:

Load Optin	mal Defaults?
[Ok]	[Cancel]

You have two options:

- Select **Ok** to load the Optimal default settings.
- Select **Cancel** to leave the current values in effect.

### Load Failsafe Defaults

This option allows you to load the Failsafe default settings when you cannot boot your computer successfully. These settings are more likely to configure a workable computer. They may not provide optimal performance, but are the most stable settings. You may use this option as a diagnostic aid if your system is behaving erratically. Select the Failsafe settings and then try to diagnose the problem after the computer boots.

If you select the Load Failsafe Defaults option, the following window displays:



You have two options:

- Select **Ok** to load the Failsafe default settings.
- Select **Cancel** to leave the current values in effect.

# Chapter 4 Advanced Setup

**ADVANCED SETUP** When you select **Advanced** from the BIOS Setup Utility Main Menu, the following Setup screen displays:

		BIO	S SETUP	UTILITY		
Main	Advanced	PCIPnP	Boot	Security	Chipse	t Exit
Advance	Advanced Settings			Config	ure CPU.	
<pre>WARNING: Setting wrong values in below sections may cause system to malfunction.</pre>						
<ul> <li>&gt; Floppy Configuration</li> <li>&gt; SuperIO Configuration</li> </ul>						
> ACPI ( > MPS C	Configuratior onfiguration	1				
> Remota > USB C	e Access Coni	iguration			<pre>←→ s fl Enter F1 F10 ESC</pre>	Select Screen Select Item Go to Sub Screen General Help Save and Exit Exit
	vxx.xx (C)Cor	oyright 19	85-2002	American 1	Megatren	ds, Inc.

#### **Advanced Setup Screen**

When you display the Advanced Setup screen, the format is similar to the sample shown above, allowing you to continue to subscreens designed to change parameters for each of the Advanced Setup options. Highlight the option you wish to change and press **<Enter>** to proceed to the appropriate subscreen.

**NOTE**: The **Floppy Configuration** and **SuperIO Configuration** options appear only if an I/O board such as the IOB30 (6391-000) or IOB31 (6474-000) is connected to the SHB. Otherwise, these line items are not available.

The values on the Advanced Setup subscreens do not necessarily reflect the values appropriate for your SHB. Refer to the explanations following each screen for specific instructions about entering correct information.

#### ADVANCED SETUP OPTIONS

**NOTE**: Do *not* change the values for any Advanced Setup option unless you understand the impact on system operation. Depending on your system configuration, selection of other values may cause unreliable system operation.

## **CPU Configuration**

The **CPU Configuration** subscreen provides you with information about the processor in your system. The following options may be modified:

- CPU Configuration
  - Max CPUID Value Limit
  - CPU TM Function
  - Execute Disable Bit
  - C1E Support
  - Hardware Prefetcher
  - Adjacent Cache Line Prefetch
  - Hyper-Threading Function

# **IDE Configuration**

The options on the **IDE Configuration** subscreens allow you to set up or modify parameters for your IDE controller and hard disk drive(s). The following options may be modified:

- ATA/IDE Configuration
  - Configure SATA As
  - Configure SATA Channels
  - Legacy IDE Channels
- Primary IDE Master/Primary IDE Slave Secondary IDE Master/Secondary IDE Slave Third IDE Master/Third IDE Slave Fourth IDE Master/Fourth IDE Slave
  - Type
  - LBA/Large Mode
  - Block (Multi-Sector Transfer)
  - PIO Mode
  - DMA Mode
  - S.M.A.R.T.
  - 32Bit Data Transfer
- Hard Disk Write Protect
- IDE Detect Time Out (Sec)
- ATA(PI) 80Pin Cable Detection

# **Floppy Configuration**

The options on the **Floppy Configuration** subscreen allow you to set up or modify parameters for your floppy disk drive(s). The following options may be modified:

• Floppy A/Floppy B

# **SuperIO Configuration**

The options on the **SuperIO Configuration** subscreen allow you to set up or modify parameters for your on-board peripherals. The following options may be modified:

- OnBoard Floppy Controller
- Serial Port1 Address/Serial Port2 Address
- Parallel Port Address
  - Parallel Port Mode
  - Parallel Port IRQ

# **ACPI** Configuration

The **ACPI Configuration** subscreen allows you to set up or modify the following options:

- General ACPI Configuration
  - Suspend Mode
  - Repost Video on S3 Resume
  - Power Supply Shutoff
- Advanced ACPI Configuration
  - ACPI 2.0 Features
  - ACPI APIC Support
  - AMI OEMB Table
  - Headless Mode
- Chipset ACPI Configuration
  - Energy Lake Feature
  - APIC ACPI SCI IRQ
  - USB Device Wakeup From S3/S4

#### **MPS** Configuration

The MPS Configuration subscreen allows you to modify the following option:

MPS Revision

## **Remote Access Configuration**

The options on the **Remote Access Configuration** subscreen allow you to set up or modify parameters for configuring remote access type and parameters. The following options may be modified:

- Remote Access
- Serial Port Number
- Serial Port Mode
- Flow Control
- Redirection After BIOS POST
- Terminal Type
- VT-UTF8 Combo Key Support
- Sredir Memory Display Mode

# **USB** Configuration

The options on the **USB Configuration** subscreen allow you to set up or modify parameters for your on-board USB ports. The following options may be modified:

- Legacy USB Support
- Port 64/60 Emulation
- USB 2.0 Controller Mode
- BIOS EHCI Hand-Off

#### Saving and Exiting

When you have made all desired changes to **Advanced** Setup, you may make changes to other Setup options by using the right and left arrow keys to access other menus. When you have made all of your changes, you may save them by selecting the **Exit** menu, or you may press **<Esc>** at any time to exit the BIOS Setup Utility without saving the changes.

CPU	When you select CPU Configuration from the Advanced Setup Screen, the following
CONFIGURATION	Setup screen displays:
SETUP	

BIOS	S SETUP UTILITY		
Advanced			
Configure advanced CPU setting Manufacturer: Intel Brand String: Intel(R) CPU T25 Frequency : 2.00GHz FSB Speed : 667MHz Cache L1 : 32 KB Cache L2 : 1024 KB Max CPUID Value Limit: CPU TM Function: Execute Disable Bit: C1E Support: Hardware Prefetcher: Adjacent Cache Line Prefetch: Hyper-Threading Function	S [Disabled] [TM1] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled]	This in o: OSes supperter funct funct funct funct funct funct funct funct	should be enabled rder to boot legacy that cannot ort CPUs with inded CPUID tions. Select Screen Select Item Change Option General Help Save and Exit Exit
vxx.xx (C)Copyright 198	35-2002, American	Megatr	ends, Inc.

#### **CPU Configuration Screen**

When you display the CPU Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

The descriptions for the system options listed below show the values as they appear if you have not yet run Advanced Setup. Once you change the settings, the new settings display each time Advanced Setup is run.

#### **Max CPUID Value Limit**

The Setup screen displays the system option:

Max CPUID Value Limit: [Disabled]

Available options are:

Disabled Enabled

CPU

CONFIGURATION

**SETUP OPTIONS** 

# **CPU TM Function**

This option specifies the thermal monitor mechanism.

The Setup screen displays the system option:

# CPU TM Function: [TM1]

Available options are:

Disabled TM1

# **Execute Disable Bit**

The Setup screen displays the system option:

# Execute Disable Bit: [Enabled]

Available options are:

Disabled Enabled

#### **C1E Support**

This option allows you to enable or disable the Enhanced Halt State.

The Setup screen displays the system option:

#### **C1E Support:**

[Disabled]

Available options are:

Disabled Enabled

#### Hardware Prefetcher

The Setup screen displays the system option:

#### Hardware Prefetcher:

[Enabled]

Available options are:

Disabled Enabled

# **Adjacent Cache Line Prefetch**

The Setup screen displays the system option:

#### Adjacent Cache Line Prefetch: [Enabled]

Available options are:

Disabled Enabled

#### **Hyper-Threading Function**

Hyper-Threading is a feature which can be used to maximize the processor's efficiency and execution speed by using a single processor as two logical processors. The two logical processors have separate architectural and local APIC states, but unlike separate physical processors, these logical processors share common execution resources.

Hyper-Threading improves overall performance in many systems designed for multiprocessing, high-demand multi-tasking and multi-threaded applications. If you are using a system which can take advantage of Hyper-Threading technology, the setting of the **Hyper-Threading** option of the system BIOS should remain **Enabled**, which is the factory setting.

For systems which use applications and operating systems which cannot take advantage of Hyper-Threading technology, such as versions of Linux<sup>®</sup> before revision 2.4.x, the **Hyper-Threading** option should be changed to **Disabled**. Operating systems and applications which are not optimized for Hyper-Threading technology may actually experience some performance degradation if this option is not set correctly.

The Setup screen displays the system option:

#### Hyper-Threading Function [Enabled]

Available options are:

Disabled Enabled This page intentionally left blank.

# IDE When you similar to

When you select **IDE Configuration** from the Advanced Setup Menu, a Setup screen similar to the following displays:

BIOS SETUP UTILITY		
Advanced		
IDE Configuration	Options	
ATA/IDE Configuration[Enhanced]Configure SATA as[IDE]Configure SATA Channels[Behind SATA]Port 0 SATA AHCI Speed; GEN 1 (1.5Gb/sec)Port 1 SATA AHCI Speed; GEN 1 (1.5Gb/sec)Port 2 SATA AHCI Speed; GEN 1 (1.5Gb/sec)Port 3 SATA AHCI Speed; GEN 1 (1.5Gb/sec)	Disabled Compatible Enhanced	
<pre>&gt; Primary IDE Master [Not Detected] &gt; Primary IDE Slave [ATAPI CDROM] &gt; Third IDE Master [Hard Disk] &gt; Third IDE Slave [Hard Disk] &gt; Fourth IDE Master [Hard Disk] &gt; Fourth IDE Slave [Hard Disk] Hard Disk Write Protect [Disabled] IDE Detect Time Out (Sec) [35] ATA(PI) 80Pin Cable Detection [Host &amp; Device]</pre>	<ul> <li>←→ Select Screen</li> <li>↑↓ Select Item</li> <li>+- Change Option</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>	
vxx.xx (C)Copyright 1985-2002. American M	egatrends. Inc.	

## **IDE Configuration Screen**

When you display the IDE Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

Some of the options on this screen allow you to continue to subscreens designed to change parameters for that particular option. Highlight the option you wish to change and press **<Enter>** to proceed to the appropriate subscreen.

IDEThe descriptions for the system options listed below show the values as they appear if<br/>you have not run the BIOS Setup Utility program yet. Once values have been defined,<br/>they display each time the BIOS Setup Utility is run.

#### **ATA/IDE Configuration**

This option specifies which IDE ports are available for use. The line items which display below the **ATA/IDE Configuration** option vary depending on the setting of this option.

The Setup screen displays the system option:

# ATA/IDE Configuration [Enhanced]

Three options are available:

- Select **Disabled** to disable all ports. No drives are displayed on the screen.
- Select **Compatible** to allow up to four devices, two parallel and two serial. The **Legacy IDE Channels** and **Primary** and **Secondary Master/Slave** line items display on the screen.
- Select Enhanced to allow up to six devices, two parallel and four serial. The Configure SATA As, Configure SATA Channels, and Primary, Third and Fourth Master/Slave line items display on the screen. The Third and Fourth Master/Slave line items refer to the four SATA ports (0 through 3).

#### **Configure SATA As**

This option allows you specify how to configure the available SATA devices. It is only available if the **ATA/IDE Configuration** option is set to **Enhanced**.

The Setup screen displays the system option:

#### Configure SATA as [IDE]

Three options are available:

- Select IDE to enable the SATA devices as IDE devices. The **Primary**, **Third** and **Fourth IDE Master/Slave** line items display.
- Select RAID to enable the SATA devices as a RAID device. The line items for the Third and Fourth IDE Master/Slave do not display, since the SATA devices act as one RAID device.
- Select **AHCI** to enable Native Command Queuing (NCQ) and SATA hot plug capability. The **Primary**, **Third** and **Fourth IDE Master/Slave** line items display.

#### **Configure SATA Channels**

This option allows you specify how to configure the available SATA devices. It is only available if the **ATA/IDE Configuration** option is set to **Enhanced**.

The Setup screen displays the system option:

Configure SATA Channels [Behind PATA]

Two options are available:

• Select **Behind PATA** to have the system detect the SATA devices after the IDE devices. The two devices on the primary IDE (P11) are defined as primary master/slave, and the serial ATA devices are third and fourth master/slaves.

• Select **Before PATA** to have the system detect the SATA devices before the IDE devices. The serial ATA devices are then defined as primary master/ slave and third master/slave, and the devices on the primary IDE (P11) are defined as fourth master/slave.

#### Legacy IDE Channels

This option allows you specify how to configure the available primary IDE and SATA devices. It is only available if the **ATA/IDE Configuration** option is set to **Compatible**, which allows access to up to four devices, which can be a combination of IDE and serial ATA devices.

The Setup screen displays the system option:

#### Legacy IDE Channels [PATA Pri, SATA Sec]

Four options are available:

- Select SATA Only to enable up to four SATA devices.
- Select **PATA Pri, SATA Sec** to have the system access the primary IDE devices before the SATA devices. The two devices on the primary IDE are then defined as primary master/slave and two of the serial ATA devices are secondary master/slave.
- Select **SATA Pri, PATA Sec** to have the system access the SATA devices before the primary IDE devices. Two of the serial ATA devices are then defined as primary master/slave and the devices on the primary IDE are secondary master/slave.
- Select **PATA Only** if only the two primary IDE devices are available.

## Primary IDE Master/Primary IDE Slave Secondary IDE Master/Secondary IDE Slave Third IDE Master/Third IDE Slave Fourth IDE Master/Fourth IDE Slave

The SHB has an enhanced IDE (EIDE) interface which can support two IDE disk drives in a master/slave configuration (P11). Each of the drives may be a different type. Four serial ATA devices can also be supported (P27, P28, P31 and P32).

Devices attached to the primary controller and the serial ATA ports are detected automatically by AMIBIOS and displayed on the IDE Configuration screen. The line items which display are determined by the settings of the ATA/IDE Configuration, Configure SATA as, Configure SATA Channels and Legacy IDE Channels options described above. The values for the line items depend on the devices detected by AMIBIOS.

The Setup screen displays the system options:

Primary IDE Master	[Not Detected]
Primary IDE Slave	[ATAPI CDROM]
Third IDE Master	[Hard Disk]

Third IDE Slave	[Hard Disk]
Fourth IDE Master	[Hard Disk]
Fourth IDE Slave	[Hard Disk]

This is an example of the screen when the maximum of six devices are enabled, with the **ATA/IDE Configuration**, **Configure SATA as**, **Configure SATA Channels** and **Legacy IDE Channels** options set as shown in the screen sample at the beginning of this section.

To view and/or change parameters for any of the devices, press **<Enter>** to proceed to the IDE Device Setup screen, which is described later in this section.

#### Hard Disk Write Protect

This option allows you to disable or enable device write protection. Write protection will be effective only if the device is accessed through the BIOS.

The Setup screen displays the system option:

Hard Disk Write Protect [Disabled]

Available options are:

Disabled Enabled

#### **IDE Detect Time Out (Sec)**

This option allows you to select the time-out value (in seconds) for detecting an ATA/ ATAPI device.

The Setup screen displays the system option:

IDE Detect Time Out (Sec) [35]

Available options are:

0
5
10
15
20
25
30
35

#### ATA(PI) 80Pin Cable Detection

This option allows you to select the mechanism for detecting an 80-pin ATA(PI) cable.
The Setup screen displays the system option:

# ATA(PI) 80Pin Cable Detection [Host & Device]

Available options are:

Host & Device Host Device This page intentionally left blank.

**IDE DEVICE SETUP** When you select one of the IDE devices from the **IDE Configuration** screen, a Setup screen similar to the following displays:

BIOS SETUP UTILITY			
Advanced			
Primary IDE Master		Select the type of device connected	
Device :Hard Disk Vendor :ST380823-A Size :80.0GB LBA Mode :Supported Block Mode:16Sectors PIO Mode :4 Async DMA :MultiWord DMA-2 Ultra DMA :Ultra DMA-5 S.M.A.R.T.:Supported		to th	ne system.
Type LBA/Large Mode Block (Multi-Sector Transfer) PIO Mode DMA Mode S.M.A.R.T. 32Bit Data Transfer	[Auto] [Auto] [Auto] [Auto] [Auto] [Auto] [Disabled]	<-> ↑↓ +- F1 F10 ESC	Select Screen Select Item Change Option General Help Save and Exit Exit
vxx.xx (C)Copyright 1985-2002, American Megatrends, Inc.			

### **IDE Device Screen**

When you display the IDE Device subscreen, the format is similar to the sample shown above. The data displayed on the top portion of the screen details the parameters detected by AMIBIOS for the specified device and may not be modified. The data displayed on the bottom portion of the screen may be modified.

The drive information which displays the first time the BIOS Setup Utility is run indicates the drive(s) on your system which AMIBIOS detected upon initial bootup.

**IDE DEVICE SETUP** The following options are available for each of the IDE devices on the primary and secondary IDE controllers:

### Туре

This option allows you to specify what type of device is on the IDE controller.

The Setup screen displays the system option:

Туре

[Auto]

Available options are:

Not Installed Auto CDROM ARMD

If **Not Installed** is selected, the other options on the bottom portion of this screen do not display.

# LBA/Large Mode

This option allows you to enable IDE LBA (Logical Block Addressing) Mode for the specified IDE drive. Data is accessed by block addresses rather than by the traditional cylinder-head-sector format. This allows you to use drives larger than 528MB.

The Setup screen displays the system option:

# LBA/Large Mode [Auto]

Two options are available:

- Select **Disabled** to have AMIBIOS use the physical parameters of the hard disk and do no translation to logical parameters. The operating system which uses the parameter table will then see only 528MB of hard disk space even if the drive contains more than 528MB.
- Select **Auto** to enable LBA mode and translate the physical parameters of the drive to logical parameters. LBA Mode must be supported by the drive and the drive must have been formatted with LBA Mode enabled.

### Block (Multi-Sector Transfer) Mode

This option supports transfer of multiple sectors to and from the specified IDE drive. Block mode boosts IDE drive performance by increasing the amount of data transferred during an interrupt.

If **Block Mode** is set to **Disabled**, data transfers to and from the device occur one sector at a time.

The Setup screen displays the system option:

Block (Multi-Sector Transfer) [Auto]

Available options are:

Disabled Auto

# **PIO Mode**

IDE Programmed I/O (PIO) Mode programs timing cycles between the IDE drive and the programmable IDE controller. As the PIO mode increases, the cycle time decreases.

Set the **PIO Mode** option to **Auto** to have AMIBIOS select the PIO mode used by the IDE drive being configured. If you select a specific value for the PIO mode, you must make *absolutely* certain that you are selecting the PIO mode supported by the IDE drive being configured.

The Setup screen displays the system option:

#### PIO Mode [Auto]

Available options are:

### **DMA Mode**

This option allows you to select DMA Mode for the device.

The Setup screen displays the system option:

#### DMA Mode

Available options are:

Auto	
SWDMA0	(SingleWord DMA 0 - 2)
SWDMA1	
SWDMA2	
MWDMA0	(MultiWord DMA 0 - 2)
MWDMA1	
MWDMA2	
UDMA0	(UltraDMA 0 - 6)
UDMA1	
UDMA2	
UDMA3	
UDMA4	
UDMA5	
UDMA6	

# S.M.A.R.T.

This option allows AMIBIOS to use the SMART (Self-Monitoring Analysis and Reporting Technology) protocol for reporting server system information over a network.

[Auto]

The Setup screen displays the system option:

S.M.A.R.T.

[Auto]

Available options are:

Auto Disabled Enabled

# 32Bit Data Transfer

If the **32Bit Data Transfer** parameter is set to **Enabled**, AMIBIOS enables 32-bit data transfers. If the host controller does not support 32-bit transfer, this feature *must* be set to **Disabled**.

The Setup screen displays the system option:

#### 32Bit Data Transfer

[Disabled]

Available options are:

# FLOPPYWhen you select Floppy Configuration from the Advanced Setup Menu, the following<br/>Setup screen displays:

	BIOS SETUP UTILITY		
Advanced			
Floppy Configuration		Select the type of floppy drive	
Floppy A Floppy B	[1.44 MB 3½] [Disabled]	connected to the system.	
		$\begin{array}{llllllllllllllllllllllllllllllllllll$	
vxx.xx (C)Copyrig	ht 1985-2002, American	Megatrends, Inc.	

### **Floppy Configuration Screen**

When you display the Floppy Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

**NOTE**: The **Floppy Configuration** subscreen is available only if an I/O board such as the IOB30 (6391-000) or IOB31 (6474-000) is connected to the SHB.

The drive information which displays the first time the BIOS Setup Utility is run indicates the drive(s) on your system which AMIBIOS detected upon initial bootup.

FLOPPYThe descriptions for the system options listed below show the values as they appear if<br/>you have not run the BIOS Setup Utility program yet. Once values have been defined,<br/>they display each time the BIOS Setup Utility is run.

### Floppy A/Floppy B

The floppy drive(s) in your system can be configured using these options. The **Disabled** option can be used for diskless workstations.

The Setup screen displays the system options:

Floppy A Floppy B [1.44 MB 3½"] [Disabled]

Available options are:

Disabled 360 KB 5<sup>1</sup>/<sub>4</sub>" 1.2 MB 5<sup>1</sup>/<sub>4</sub>" 720 KB 3<sup>1</sup>/<sub>2</sub>" 1.44MB 3<sup>1</sup>/<sub>2</sub>" 2.88MB 3<sup>1</sup>/<sub>2</sub>"

# SUPERIOWhen you select SuperIO Configuration from the Advanced Setup Menu, the<br/>following Setup screen displays:

Advanced		
Configure Smc27X Super IO Chipset OnBoard Floppy Controller [Enabled] Serial Port1 Address [3F8/IRQ4] Serial Port2 Address [2F8/IRQ3] Parallel Port Address [378] Parallel Port Mode [Normal] Parallel Port IRQ [IRQ7]	Allow or di contr ↑↓ +- F1 F10 ESC	s BIOS to enable sable floppy coller. Select Screen Select Item Change Option General Help Save and Exit Exit

### SuperIO Configuration Screen

When you display the SuperIO Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

**NOTE**: The **SuperIO Configuration** subscreen is available only if an I/O board such as the IOB30 (6391-000) or IOB31 (6474-000) is connected to the SHB.

SUPERIOThe descriptions for the system options listed below show the values as they appear if<br/>you have not run the BIOS Setup Utility program yet. Once values have been defined,<br/>they display each time the BIOS Setup Utility is run.

#### **OnBoard Floppy Controller**

The on-board floppy drive controller may be enabled or disabled using this option.

The Setup screen displays the system option:

OnBoard Floppy Controller [Enabled]

Available options are:

Disabled Enabled

#### Serial Port1 Address/Serial Port2 Address

Each of these options enables the specified serial port on the SBC and establishes the base I/O address and the number of the interrupt request for the port.

The Setup screen displays the system option:

Serial Port1 Address	[3F8/IRQ4]
Serial Port2 Address	[2F8/IRQ3]

Available options are:

Disabled 3F8/IRQ4 3E8/IRQ4 2F8/IRQ3 2E8/IRQ3

**NOTE:** The values available for each on-board serial port may vary, depending on the setting previously selected for the other on-board serial port and any off-board serial ports. If an I/O address is assigned to another serial port, AMIBIOS automatically omits that address from the values available.

If the system has off-board serial ports which are configured to specific starting I/O ports via jumper settings, AMIBIOS configures the on-board serial ports to avoid conflicts.

When AMIBIOS checks serial ports, any off-board serial ports found are left at their assigned addresses. Serial Port1, the first on-board serial port, is configured with the first available address and Serial Port2, the second on-board serial port, is configured with the next available address. The default address assignment order is 3F8H, 2F8H, 3E8H, 2E8H. Note that this same assignment order is used by AMIBIOS to place the active serial port addresses in lower memory (BIOS data area) for configuration as logical COM devices.

For example, if there is one off-board serial port and its address is set to 2F8H, Serial Port1 is assigned address 3F8H and Serial Port2 is assigned address 3E8H. Configuration is then as follows:

COM1 - Serial Port1 (at 3F8H) COM2 - off-board serial port (at 2F8H) COM3 - Serial Port2 (at 3E8H)

#### **Parallel Port Address**

This option enables the parallel port on the SBC and establishes the base I/O address for the port.

The Setup screen displays the system option:

Parallel Port Address [378]

Available options are:

Disabled 378 278 3BC

When AMIBIOS checks for parallel ports, any off-board parallel ports found are left at their assigned addresses. The on-board Parallel Port is automatically configured with the first available address not used by an off-board parallel port.

If this option is set to **Disabled**, the **Parallel Port Mode** and **Parallel Port IRQ** options are not available.

### **Parallel Port Mode**

This option specifies the parallel port mode. ECP and EPP are both bidirectional data transfer schemes which adhere to the IEEE P1284 specifications.

If the **Parallel Port Address** option is set to **Disabled**, this option is not available for modification.

The Setup screen displays the system option:

#### Parallel Port Mode

Four options are available:

- Select Normal to use normal parallel port mode.
- Select **Bi-Directional** to use bi-directional parallel port mode.
- Select **EPP** to allow the parallel port to be used with devices which adhere to the Enhanced Parallel Port (EPP) specification. EPP uses the existing parallel port signals to provide asymmetric bidirectional data transfer driven by the host device.

[Normal]

• Select **ECP** to allow the parallel port to be used with devices which adhere to the Extended Capabilities Port (ECP) specification. ECP uses the DMA protocol to achieve transfer rates of approximately 2.5MB/second. ECP provides symmetric bidirectional communication.

When you select **ECP** mode, the **ECP Mode DMA Channel** line item displays. Valid DMA channel options are DMA1 and DMA3; the default is DMA3.

# **Parallel Port IRQ**

This option specifies the interrupt request (IRQ) which is used by the parallel port.

If the **Parallel Port Address** option is set to **Disabled**, this option is not available for modification.

The Setup screen displays the system option:

Parallel Port IRQ	[IRQ7]
-------------------	--------

Available options are:

IRQ5 IRQ7

# ACPIWhen you select ACPI Configuration from the Advanced Setup Menu, the following<br/>Setup screen displays:

BIOS SETUP UTILITY	
Advanced	
ACPI Settings	General ACPI Configuration settings
<pre>&gt; General ACPI Configuration &gt; Advanced ACPI Configuration &gt; Chipset ACPI Configuration</pre>	<ul> <li>←→ Select Screen</li> <li>↑↓ Select Item</li> <li>Enter Go to Sub Screen</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>
vxx.xx (C)Copyright 1985-2002, American	Megatrends, Inc.

## **ACPI Configuration Screen**

When you display the ACPI Configuration screen, the format is similar to the sample shown above, allowing you to continue to subscreens designed to change parameters for each of the ACPI Configuration options. Highlight the option you wish to change and press **<Enter>** to proceed to the appropriate subscreen.

The subscreens allow you to set up or modify the following options:

- General ACPI Configuration
  - Suspend Mode
  - Repost Video on S3 Resume
  - Power Supply Shutoff
- Advanced ACPI Configuration
  - ACPI 2.0 Features
  - ACPI APIC Support
  - AMI OEMB Table
  - Headless Mode
- Chipset ACPI Configuration
  - Energy Lake Feature

- APIC ACPI SCI IRQ
- USB Device Wakeup From S3/S4

# GENERAL ACPIWhen you select General ACPI Configuration from the ACPI Configuration Menu, the<br/>following Setup screen displays:

BIOS SETUP UTILITY			
Advanced			
General ACPI Configuration	Select the ACPI state used for		
Suspend Mode [S1 (POS)] Power Supply Shutoff [Manual shutdown]	<ul> <li>←→ Select Screen</li> <li>↑↓ Select Item</li> <li>+- Change Option</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>		
vxx.xx (C)Copyright 1985-2002, American	Megatrends, Inc.		

### **General ACPI Configuration Screen**

When you display the General ACPI Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

GENERAL ACPI<br/>CONFIGURATIONThe descriptions for the system options listed below show the values as they appear if<br/>you have not run the BIOS Setup Utility program yet. Once values have been defined,<br/>they display each time the BIOS Setup Utility is run.

### **Suspend Mode**

The Setup screen displays the system option:

#### Suspend Mode

[S1(POS)]

Available options are:

S1 (POS) S3 (STR) Auto

If you select any value other than S1(POS), the following option is added to the screen.

#### **Repost Video on S3 Resume**

If the Suspend Mode option is set to S1(POS), this option is not available.

The Setup screen displays the system options:

Repost Video on S3 Resume [No]

Available options are:

No Yes

### **Power Supply Shutoff**

This option should be set to **Auto** if the power supply can turn off automatically on Windows shutdown.

The Setup screen displays the system option:

#### Power Supply Shutoff [Manual shutdown]

Two options are available:

- Select **Auto** to have the system automatically shut down when commanded by the operating system.
- Select **Manual shutdown** to require that the user manually shut down the system. After successful shutdown, the system displays the message "It is now safe to turn off your computer." The power supply may then be turned off manually.

# ADVANCED ACPIWhen you select Advanced ACPI Configuration from the ACPI Configuration Menu,<br/>the following Setup screen displays:

BIOS SETUP UTILITY			
Advanced			
Advanced ACPI Configuration	1	Enable to 64-	e RSDP pointers -bit Fixed System
ACPI 2.0 Features ACPI APIC Support AMI OEMB Table Headless Mode	[No] [Enabled] [Enabled] [Disabled]	Cescri C→ ↑↓ +- F1 F10 ESC	Select Screen Select Item Change Option General Help Save and Exit Exit
vxx.xx (C)Copyright 1	1985-2002, American	Megatre	ends, Inc.

### Advanced ACPI Configuration Screen

When you display the Advanced ACPI Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

ADVANCED ACPI<br/>CONFIGURATIONThe descriptions for the system options listed below show the values as they appear if<br/>you have not run the BIOS Setup Utility program yet. Once values have been defined,<br/>they display each time the BIOS Setup Utility is run.

# **ACPI 2.0 Features**

The Setup screen displays the system option:

# ACPI 2.0 Features [No]

Available options are:

No Yes

# **ACPI APIC Support**

The Setup screen displays the system option:

# **ACPI APIC Support**

[Enabled]

Available options are:

Disabled Enabled

# AMI OEMB Table

The Setup screen displays the system option:

#### AMI OEMB Table

[Enabled]

Available options are:

Disabled Enabled

# **Headless Mode**

The Setup screen displays the system option:

### **Headless Mode**

[Disabled]

Available options are:

# CHIPSET ACPIWhen you select Chipset ACPI Configuration from the ACPI Configuration Menu, the<br/>following Setup screen displays:

BIOS SETUP UTILITY			
Advanced			
South Bridge ACPI Configuration	n	Enab APIC	le/Disable ACPI SCI IRQ.
Energy Lake Feature APIC ACPI SCI IRQ USB Device Wakeup From S3/S4	[Disabled] [Disabled] [Disabled]	↔→ ↑↓ +- F1 F10 ESC	Select Screen Select Item Change Option General Help Save and Exit Exit
vxx.xx (C)Copyright 1985	-2002, American	Megati	rends, Inc.

### **Chipset ACPI Configuration Screen**

When you display the Chipset ACPI Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

CHIPSET ACPI<br/>CONFIGURATIONThe descriptions for the system options listed below show the values as they appear if<br/>you have not run the BIOS Setup Utility program yet. Once values have been defined,<br/>they display each time the BIOS Setup Utility is run.

#### **Energy Lake Feature**

The Setup screen displays the system option:

#### Energy Lake Feature [Disabled]

Available options are:

# APIC ACPI SCI IRQ

The Setup screen displays the system option:

# APIC ACPI SCI IRQ

[Disabled]

Available options are:

Disabled Enabled

# USB Device Wakeup From S3/S4

The Setup screen displays the system option:

# USB Device Wakeup From S3/S4 [Disabled]

Available options are:

#### MPS CONFIGURATION SETUP

When you select **MPS Configuration** from the Advanced Setup Screen, the following Setup screen displays:

	BIOS SETUP UTILITY	
Advanced		
MPS Configuration		Select MPS Revision.
MPS Revision	[1.4]	<ul> <li>↔ Select Screen</li> <li>↑↓ Select Item</li> <li>+- Change Option</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>
vxx.xx (C)Copyrig	ght 1985-2002, American	Megatrends, Inc.

# **MPS Configuration Screen**

When you display the MPS Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

# The description for the system option listed below shows the value as it appears if you have not yet run Advanced Setup. Once you change the setting, the new setting displays each time Advanced Setup is run.

[1.4]

### **MPS Revision**

The Setup screen displays the system option:

### MPS Revision

Available options are:

1.1 1.4

MPS

**CONFIGURATION** 

**SETUP OPTION** 

This page intentionally left blank.

# **REMOTE ACCESS**When you select **Remote Access Configuration** from the Advanced Setup Menu, the<br/>following Setup screen displays:

BIOS SETUP UTILITY			
Advanced			
Configure Remote Access Type and Parameters		Selec type.	t Remote Access
Remote Access	[Enabled]		
Serial Port Number Serial Port Mode Flow Control Redirection After BIOS POST Terminal Type VT-UTF8 Combo Key Support Sredir Memory Display Mode	[COM1] [115200 8,n,1] [None] [Always] [ANSI] [Disabled] [No Delay]	↓ ↓↓ +- F1 F10 ESC	Select Screen Select Item Change Option General Help Save and Exit Exit
vxx.xx (C)Copyright 1985-2002, American Megatrends, Inc.			

#### **Remote Access Configuration Screen**

When you display the Remote Access Configuration screen, the format is similar to the sample shown above if you have enabled **Remote Access**. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

**NOTE**: The **Remote Access** options on this subscreen are only accessible if an I/O board such as the IOB30 (6391-000) or IOB31 (6474-000) is connected to the SHB.

**REMOTE ACCESS**<br/>**CONFIGURATION**The descriptions for the system options listed below show the values as they appear if<br/>you have not yet run Advanced Setup. Once values have been defined, they display each<br/>time Advanced Setup is run.

#### **Remote Access**

This option allows you to use a terminal connected to a serial port on an I/O expansion board to control changes to the BIOS settings.

The sample above shows the appearance of the screen if **Remote Access** is set to **Enabled**. If this option is set to **Disabled**, which is the default, the other options on this screen do not display.

The Setup screen displays the system option:

**Remote Access** 

#### [Enabled]

Available options are:

Disabled Enabled

## **Serial Port Number**

This option specifies the serial port on which remote access is to be enabled.

If the **Remote Access** option is set to **Disabled**, this option is not available.

The Setup screen displays the system option:

# Serial Port Number [COM1]

Available options are:

COM1 COM2

#### **Serial Port Mode**

This option specifies settings for the serial port on which remote access is enabled. The settings indicate baud rate, eight bits per character, no parity and one stop bit.

If the **Remote Access** option is set to **Disabled**, this option is not available.

The Setup screen displays the system option:

### Serial Port Mode [115200 8,n,1]

Available options are:

115200 8,n,1 57600 8,n,1 38400 8,n,1 19200 8,n,1 09600 8,n,1

# **Flow Control**

This option allows you to select flow control for console redirection.

If the **Remote Access** option is set to **Disabled**, this option is not available.

The Setup screen displays the system option:

#### Flow Control

#### [None]

Available options are:

None Hardware Software

# **Redirection After BIOS POST**

This option specifies when redirection should be active.

If the Remote Access option is set to Disabled, this option is not available.

The Setup screen displays the system option:

#### Redirection After BIOS POST [Always]

Three options are available:

- Select **Disabled** to turn off the redirection after POST.
- Select **Boot Loader** to keep redirection active during POST and during Boot Loader.
- Select **Always** to always keep redirection active. Note that some operating systems may not work properly if this option is set to **Always**.

#### **Terminal Type**

This option allows you to select the target terminal type.

If the **Remote Access** option is set to **Disabled**, this option is not available.

The Setup screen displays the system option:

Terminal Type [ANSI]

Available options are:

ANSI VT100 VT-UTF8

### VT-UTF8 Combo Key Support

This option allows you to enable VT-UTF8 combination key support for ANSI or VT100 terminals.

If the **Remote Access** option is set to **Disabled** or the **Terminal Type** option is set to **VT-UTF8**, this option is not available.

The Setup screen displays the system option:

# VT-UTF8 Combo Key Support [Enabled]

Available options are:

Disabled Enabled

#### Sredir Memory Display Mode

This option indicates the delay in seconds to display memory information.

The Setup screen displays the system option:

### Sredir Memory Display Mode [No Delay]

Available options are:

No Delay Delay 1 Sec Delay 2 Sec Delay 4 Sec

# USBWhen you select USB Configuration from the Advanced Setup Menu, the following<br/>Setup screen displays:

Enables support for legacy USB. AUTO	
option disables legacy support if no USB devices are	
connected.	
<ul> <li>←→ Select Screen</li> <li>↑↓ Select Item</li> <li>+- Change Option</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>	

#### **USB** Configuration Screen

When you display the USB Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

# The descriptions for the system options listed below show the values as they appear if you have not run the BIOS Setup Utility program yet. Once values have been defined, they display each time the BIOS Setup Utility is run.

### Legacy USB Support

This option allows you to enable support for older USB devices. The **Auto** option disables legacy support if no USB devices are connected. If this option is set to **Disabled**, the remaining three options are not available.

The Setup screen displays the system option:

# Legacy USB Support

[Enabled]

Available options are:

Disabled Enabled Auto

USB

**OPTIONS** 

**CONFIGURATION** 

# Port 64/60 Emulation

This option allows you to enable or disable I/O port 60h/64h emulation support. This option should be set to **Enabled** for complete USB keyboard legacy support for operating systems which are not USB-aware.

If the Legacy USB Support option is set to Disabled, this option is not available.

The Setup screen displays the system option:

Port 64/60 Emulation [Enabled]

Available options are:

Disabled Enabled

### **USB 2.0 Controller Mode**

This option configures the USB 2.0 controller to high-speed (480Mbps) or full-speed (12Mbps) mode.

If the Legacy USB Support option is set to Disabled, this option is not available.

The Setup screen displays the system option:

### USB 2.0 Controller Mode [HiSpeed]

Available options are:

FullSpeed HiSpeed

# **BIOS EHCI Hand-Off**

This option is a work-around for operating systems without EHCI hand-off support.

If the Legacy USB Support option is set to Disabled, this option is not available.

The Setup screen displays the system option:

#### **BIOS EHCI Hand-Off**

[Enabled]

Available options are:

# Chapter 5 Plug and Play Setup

PLUG AND PLAY SETUP When you select **PCIPnP** from the BIOS Setup Utility Main Menu, the following Setup screen displays:

Main       Advanced        PCIPnP        Boot       Security       Chipset       Exit         Advanced       PCI/PnP Settings       Clear NVRAM during       System Boot.         WARNING:       Setting wrong values in below sections may cause system to malfunction.       Clear NVRAM during         Clear NVRAM       [No]       Plug & Play O/S       [No]         PCI Latency Timer       [64]       Allocate IRQ to PCI VGA       [Yes]         Palette Snooping       [Disabled]       PCI IDE BusMaster       [Disabled]         OffBoard PCI/ISA IDE Card       [Auto]       Backplane LCI LAN       [Enabled]         Onboard LAN Controllers       [Both LANO & LANI E]       Onboard LAN Boot ROM       [Disabled]         IRQ3       [Available]       [Available]       [Available]         IRQ5       [Available]       [RQ9       [Available]         IRQ11       [Available]       [Available]       [Available]         DMA Channel 0       [Available]       [Available]       [Available]         DMA Channel 5       [Available]       FI       Select Screen         DMA Channel 6       [Available]       FI       Select Item         DMA Channel 7       [Available]       FI       Save and Exit         ESC	BIOS SETUP UTILITY		
Advanced PCI/PnP Settings       Clear NVRAM during System Boot.         WARNING: Setting wrong values in below sections may cause system to malfunction.       System Boot.         Clear NVRAM       [No]         Plug & Play O/S       [No]         PCI Latency Timer       [64]         Allocate IRQ to PCI VGA       [Yes]         Palette Snooping       [Disabled]         OffBoard PCI/ISA IDE Card       [Auto]         Backplane LCI LAN       [Enabled]         Onboard LAN Controllers       [Both LAN0 & LAN1 E]         Onboard LAN Boot ROM       [Disabled]         IRQ3       [Available]         IRQ5       [Available]         IRQ6       [Available]         IRQ1       [Available]         IRQ11       [Available]         IRQ14       [Available]         IRQ15       [Available]         DMA Channel 0       [Available]         DMA Channel 5       [Available]         DMA Channel 6       [Available]         DMA Channel 7       [Available]         F10       Save and Exit         ESC       Exit	Main Advanced   PCIPnP	Boot Security	Chipset Exit
WARNING: Setting wrong values in below sections may cause system to malfunction.         Clear NVRAM       [N0]         Plug & Play O/S       [N0]         PCI Latency Timer       [64]         Allocate IRQ to PCI VGA       [Yes]         Palette Snooping       [Disabled]         Offboard FCI/ISA IDE Card       [Auto]         Backplane LCI LAN       [Enabled]         Onboard LAN Controllers       [Both LANO & LAN1 E]         Onboard LAN Boot ROM       [Disabled]         IRQ3       [Available]         IRQ5       [Available]         IRQ7       [Available]         IRQ10       [Available]         IRQ11       [Available]         IRQ15       [Available]         DMA Channel 0       [Available]         DMA Channel 1       [Available]         DMA Channel 5       [Available]         DMA Channel 6       [Available]         DMA Channel 7       [Available]         PA       [Available]         PA       [Available]         Channel 7       [Available]         PI0       Save and Exit         ESC       Exit	Advanced PCI/PnP Settings		Clear NVRAM during System Boot.
Clear NVRAM [No] Plug & Play O/S [No] PCI Latency Timer [64] Allocate IRQ to PCI VGA [Yes] Palette Snooping [Disabled] PCI IDE BusMaster [Disabled] OffBoard PCI/ISA IDE Card [Auto] Backplane LCI LAN [Enabled] Onboard LAN Controllers [Both LANO & LANI E] Onboard LAN Boot ROM [Disabled] IRQ3 [Available] IRQ4 [Available] IRQ5 [Available] IRQ9 [Available] IRQ10 [Available] IRQ11 [Available] IRQ14 [Available] IRQ15 [Available] IRQ15 [Available] IRQ15 [Available] IRQ16 [Available] IRQ16 [Available] IRQ17 [Available] IRQ18 [Available] IRQ19 [Available] IRQ19 [Available] IRQ14 [Available] IRQ15 [Available] DMA Channel 0 [Available] DMA Channel 1 [Available] DMA Channel 5 [Available] DMA Channel 6 [Available] PMA Channel 7 [Available] F10 Save and Exit ESC Exit Reserved Memory Size [C8000]	WARNING: Setting wrong value may cause system to	es in below sections malfunction.	
Reserved Memory Address [C8000]	Clear NVRAM Plug & Play O/S PCI Latency Timer Allocate IRQ to PCI VGA Palette Snooping PCI IDE BusMaster OffBoard PCI/ISA IDE Card Backplane LCI LAN Onboard LAN Controllers Onboard LAN Boot ROM IRQ3 IRQ4 IRQ5 IRQ7 IRQ9 IRQ10 IRQ10 IRQ11 IRQ12 DMA Channel 0 DMA Channel 1 DMA Channel 5 DMA Channel 6 DMA Channel 7 Reserved Memory Size	<pre>[No] [No] [64] [Yes] [Disabled] [Disabled] [Auto] [Enabled] [Both LANO &amp; LAN1 E] [Disabled] [Available] [Disabled]</pre>	<pre>←→ Select Screen ↑↓ Select Item +- Change Option F1 General Help F10 Save and Exit ESC Exit</pre>
www.ww. (C) Convright 1985-2002 American Megatrends Inc.			

#### **PCIPnP Setup Screen**

When you display the PCIPnP Setup screen, the format is similar to the sample shown above, except the screen does not display all of the options at one time. If you need to change other options, use the down arrow key to locate the appropriate option. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

**NOTE:** The values on the PCIPnP Setup screen do not necessarily reflect the values appropriate for your SHB. Refer to the explanations below for specific instructions about entering correct information.

#### PCIPNP SETUP OPTIONS

The descriptions for the system options listed below show the values as they appear if you have not yet run PCIPnP Setup. Once values have been defined, they display each time PCIPnP Setup is run.

**NOTE**: Do not change the values for any PCIPnP Setup option unless you understand the impact on system operation. Depending on your system configuration, selection of other values may cause unreliable system operation.

# **Clear NVRAM**

This option allows you to clear NVRAM during system boot.

The Setup screen displays the system option:

#### Clear NVRAM

[No]

Available options are:

No Yes

Plug & Play O/S

This option indicates whether or not the operating system installed in the computer is Plug and Play-aware. AMIBIOS only detects and enables PnP adapter cards which are required for system boot. An operating system which is PnP-aware detects and enables all other PnP-aware adapter cards. Set this option to **No** if the operating system (such as DOS or OS/2) does *not* use PnP.

**NOTE:** You *must* set this option correctly or PnP-aware adapter cards installed in your computer will not be configured properly.

The Setup screen displays the system option:

Plug & Play O/S

[No]

Two options are available:

- Select No to allow AMIBIOS to configure the devices in the system.
- Select **Yes** if your system has a Plug and Play operating system and you want to allow the operating system to configure all Plug and Play (PnP) devices which are not required for bootup.

#### **PCI Latency Timer**

This option specifies the latency of all PCI devices on the PCI Local Bus. The settings are in units equal to PCI clocks.

The Setup screen displays the system option:

# PCI Latency Timer [64]

Available options are:

160
192
224
248

#### Allocate IRQ to PCI VGA

This option allows you to assign an IRQ to a PCI VGA card if the card requests an IRQ.

The Setup screen displays the system option:

#### Allocate IRQ to PCI VGA [Yes]

Available options are:

Yes No

#### **Palette Snooping**

This option, when set to **Enabled**, indicates to the PCI devices that a graphics device is installed in the system so the card will function correctly.

The Setup screen displays the system option:

Palette Snooping

#### [Disabled]

Available options are:

Disabled Enabled

#### **PCI IDE BusMaster**

This option specifies whether the IDE controller on the PCI Local Bus has bus mastering capability for reading and writing to IDE drives. The IDE drive(s) must support PCI bus mastering.

The Setup screen displays the system option:

#### PCI IDE BusMaster [Disabled]

Available options are:

Disabled Enabled

### **OffBoard PCI/ISA IDE Card**

This option specifies the PCI expansion slot on the SHB where the off-board PCI IDE controller is installed, if any.

The Setup screen displays the system option:

### OffBoard PCI/ISA IDE Card [Auto]

Available options are:

Auto PCI Slot1 PCI Slot2 PCI Slot3 PCI Slot4 PCI Slot5 PCI Slot6

If you select any value other than **Auto**, the following options and their default values are added to the screen:

# OffBoard PCI IDE Primary IRQ/OffBoard PCI IDE Secondary

These options specify the PCI interrupts used by the primary and secondary IDE channels on the off-board PCI IDE controller. You may use the **INTA**, **INTB**, **INTC** and **INTD** options to assign IRQs to the Int Pin used by the specified channel.

If the **OffBoard PCI/ISA IDE Card** option is set to **Auto**, these options are not available.

The Setup screen displays the system options:

OffBoard PCI IDE Primary IRQ	[Disabled]
OffBoard PCI IDE Secondary	[Disabled]

Available options are:

Disabled INTA INTB INTC INTD Hardwired

# **Backplane LCI LAN**

The Setup screen displays the system option:

**Backplane LCI LAN** 

[Enabled]

Available options are:

Disabled Enabled

### **Onboard LAN Controllers**

This option indicates which LAN devices are to be enabled.

**NOTE:** When the setting for this option has been changed and saved, the system should be powered down and powered up in order for the new setting to take effect.

The Setup screen displays the system option:

**Onboard LAN Controllers** 

[Both LAN0 & LAN1 E]

Available options are:

Both LAN0 & LAN1 Enabled (default) LAN0 Enabled & LAN1 Disabled Both LAN0 & LAN1 Disabled

### **Onboard LAN Boot ROM**

This option, when set to **Enabled**, indicates that the option ROM for the on-board Gigabit LANs is to be executed. This option should remain **Disabled** if you are not booting from a LAN device.

The Setup screen displays the system option:

Onboard LAN Boot ROM [Disabled]

Available options are:

Disabled Enabled

### IRQ3/IRQ4/IRQ5/IRQ7/IRQ9/IRQ10/IRQ11/IRQ14/IRQ15

These options indicate whether the specified interrupt request (IRQ) is available for use by the system for PCI/Plug and Play devices or is reserved for use by legacy devices. This allows you to specify IRQs for use by legacy adapter cards.

The IRQ setup options indicate whether AMIBIOS should remove an IRQ from the pool of available IRQs passed to BIOS configurable devices.

The Setup screen displays the system option:

#### IRQ#

#### [Available]

where # is the number of the interrupt request (IRQ)

Two options are available:

- Select **Available** to make the specified IRQ available for use by PCI/PnP devices.
- Select **Reserved** to reserve the specified IRQ for use by legacy devices.

#### DMA Channels 0, 1, 3, 5, 6 and 7

These options indicate whether the specified DMA channel is available for use by the system for PCI/Plug and Play devices or is reserved for use by legacy devices.

The Setup screen displays the system option:

### DMA Channel # [Available]

where # is the DMA Channel number

Two options are available:

- Available indicates that the specified DMA channel is available for use by PCI/PnP devices.
- **Reserved** indicates the specified DMA channel is reserved for use by legacy devices.

### **Reserved Memory Size**

This option specifies the size of the memory area reserved for legacy devices.

If this option is set to Disabled, the Reserved Memory Address option is not available.

The Setup screen displays the system option:

#### Reserved Memory Size [Disabled]

Available options are:

Disabled 16k 32k 64k

## **Reserved Memory Address**

This option specifies the beginning address (in hexadecimal) of the ROM memory area reserved for use by legacy devices.

If the Reserved Memory Size option is set to Disabled, this option is not available.

The Setup screen displays the system option:

Available options are:

C0000	D0000
C4000	D4000
C8000	D8000
CC000	DC000

# Saving and Exiting

When you have made all desired changes to **PCIPnP** Setup, you may make changes to other Setup options by using the right and left arrow keys to access other menus. When you have made all of your changes, you may save them by selecting the **Exit** menu, or you may press **<Esc>** at any time to exit the BIOS Setup Utility without saving the changes.

This page intentionally left blank.
### Chapter 6 Boot Setup

BOOT SETUP

When you select **Boot** from the BIOS Setup Utility Main Menu, the following Setup screen displays:

		BIOS	SETUP (	JTILITY			
Main	Advanced	PCIPnP	Boot	Security	Chip	set	Exit
Boot Se	ttings				Config during	jure S j Syst	Settings tem Boot.
> Boot	Settings Con:	figuration					
> Boot	Device Prior:	ity					
> Hard	Disk Drives						
> Remov	able Drives						
> CD/DV	D Drives						
					$\leftrightarrow$	Selec	t Screen
					T↓ Rotor	Selec	t Item
					Enter F1	Go to	al Help
					F10	Save	and Exit
					ESC	Exit	
v	vxx.xx (C)Copyright 1985-2002, American Megatrends, Inc.						

#### **Boot Setup Screen**

When you display the Boot Setup screen, the format is similar to the sample shown above, allowing you to continue to subscreens designed to change parameters for each of the Boot Setup options. Highlight the option you wish to change and press **<Enter>** to proceed to the appropriate subscreen.

**NOTE:** If no device is found for one of the device types, the line item for that device type does not display.

**BOOT SETUP** OPTIONS The descriptions for the system option listed below show the values as they appear if you have not yet run Boot Setup. Once values have been changed, they display each time Boot Setup is run. You may also continue to subscreens to specify boot parameters and the boot sequence of bootable devices in your system.

#### **Boot Settings Configuration**

The options on the **Boot Settings Configuration** subscreen allow you to set up or modify parameters for boot procedures. The following options may be modified:

- Quick Boot
- Quiet Boot
- AddOn ROM Display Mode
- Bootup Num-Lock
- PS/2 Mouse Support
- Wait For 'F1' If Error
- Hit 'DEL' Message Display
- Interrupt 19 Capture

#### **Boot Device Priority**

The options on the **Boot Device Priority** subscreen specify the order in which AMIBIOS attempts to boot devices available in the system. It allows you to select the drive which will be booted first, second, third, etc.

#### Hard Disk Drives

The **Hard Disk Drives** subscreen specifies the boot sequence of the hard drives available in the system.

#### **Removable Drives**

The **Removable Drives** subscreen specifies the boot sequence of the removable devices available in the system.

#### **CD/DVD** Drives

The **CD/DVD Drives** subscreen specifies the boot sequence of the CDROM and DVD devices available in the system.

#### Saving and Exiting

When you have made all desired changes to **Boot** Setup, you may make changes to other Setup options by using the right and left arrow keys to access other menus. When you have made all of your changes, you may save them by selecting the **Exit** menu, or you may press **<Esc>** at any time to exit the BIOS Setup Utility without saving the changes.

E	Boot		
Boot Settings Configuration Quick Boot [Disabled] Quiet Boot [Disabled] AddOn ROM Display Mode [Force BIOS] Bootup Num-Lock [On] PS/2 Mouse Support [Auto] Wait For `F1' If Error [Enabled] Hit `DEL' Message Display [Enabled]		Allows BIOS to skip certain tests while booting. This will decrease the time needed to boot the system.	
interrupt is capture	[51325160]	<-> ↑↓ +- F1 F10 ESC	Select Screen Select Item Change Option General Help Save and Exit Exit

#### **Boot Settings Configuration Screen**

When you display the Boot Settings Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

BOOT SETTINGS<br/>CONFIGURATIONThe descriptions for the system options listed below show the values as they appear if<br/>you have not run the BIOS Setup Utility program yet. Once values have been defined,<br/>they display each time the BIOS Setup Utility is run.

#### **Quick Boot**

This option allows you to have the AMIBIOS boot quickly when the computer is powered on or go through more complete testing. If you set the **Quick Boot** option to **Enabled**, the BIOS skips certain tests while booting and decreases the time needed to boot the system.

The Setup screen displays the system option:

**Quick Boot** 

[Disabled]

Available options are:

Disabled Enabled

#### **Quiet Boot**

This option specifies what will be displayed on the screen while the system is performing the POST routines when the computer is powered on or a soft reboot is performed.

The Setup screen displays the system option:

#### Quiet Boot

#### [Disabled]

Two options are available:

- Select **Disabled** to display normal POST messages.
- Select **Enabled** to display the OEM logo instead of the POST messages.

#### AddOn ROM Display Mode

This option specifies the system display mode which is set at the time the AMIBIOS post routines initialize an optional option ROM.

The Setup screen displays the system option:

#### AddOn ROM Display Mode [Force BIOS]

Two options are available:

- Select **Force BIOS** to use the display mode currently being used by AMIBIOS.
- Select Keep Current to use the current display mode.

#### **BootUp Num-Lock**

This option enables you to turn off the Num-Lock option on the enhanced keyboard when the system is powered on. If Num-Lock is turned off, the arrow keys on the numeric keypad can be used, as well as the other set of arrow keys on the enhanced keyboard.

The Setup screen displays the system option:

#### BootUp Num-Lock [On]

Available options are:

Off On

#### **PS/2** Mouse Support

This option indicates whether or not a PS/2-type mouse is supported.

The Setup screen displays the system option:

#### PS/2 Mouse Support [Auto]

Available options are:

Auto Disabled Enabled

#### Wait For 'F1' If Error

Before the system boots up, the AMIBIOS executes the Power-On Self Test (POST) routines, a series of system diagnostic routines. If any of these tests fail but the system can still function, a non-fatal error has occurred. The AMIBIOS responds with an appropriate error message followed by:

#### **Press F1 to RESUME**

If this option is set to **Disabled**, a non-fatal error does not generate the "Press F1 to RESUME" message. The AMIBIOS still displays the appropriate message, but continues the booting process without waiting for the <F1> key to be pressed. This eliminates the need for any user response to a non-fatal error condition message. Non-fatal error messages are listed in *Appendix A - BIOS Messages*.

The Setup screen displays the system option:

Wait For 'F1' If Error [Enabled]

Available options are:

Disabled Enabled

#### Hit 'DEL' Message Display

The "Hit DEL to run Setup" message displays when the system boots up. Disabling this option prevents the message from displaying.

The Setup screen displays the system option:

Hit 'DEL' Message Display [Enabled]

Available options are:

Disabled Enabled

#### **Interrupt 19 Capture**

This option allows option ROMs to trap Interrupt 19.

The Setup screen displays the system option:

### Interrupt 19 Capture

[Disabled]

Available options are:

Disabled Enabled similar to the following displays:

BOOT DEVICE

PRIORITY

When you select Boot Device Priority from the Boot Setup Menu, a Setup screen

	BIOS SETUP UTILITY	
	Boot	
Boot Device Priority		Specifies the boot sequence from the available devices.
3rd Boot Device 4th Boot Device 5th Boot Device	[SS-CD-956E] [PM-ST38421A]] [IBA GE Slot 0921 v1] [IBA GE Slot 0920v1]	
		<ul> <li>↔ Select Screen</li> <li>↑↓ Select Item</li> <li>+- Change Option</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>

#### **Boot Device Priority Screen**

vxx.xx (C)Copyright 1985-2002, American Megatrends, Inc.

When you display the Boot Device Priority screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

**NOTE:** The number of line items on this screen may vary depending on the number of bootable devices available on your system.

BOOT DEVICE PRIORITY OPTIONS	1st Boot Device through 5th Boot Device
	These options specify the order in which AMIBIOS attempts to boot the devices after the POST routines complete. The setting for each boot device line item is the description of the bootable device. The number of line items on this screen is dynamic. If new system devices are added, the new devices are displayed at the end of the list as additional line items.
	The SHB supports bootup from a LAN device. In the sample screen above, the 4th Boot Device and 5th Boot Device line items are boot from LAN options.

The Setup screen displays the system option(s):

#### ### Boot Device [xxxxxxxx]

where ### is the boot order and xxxxxxx is the description of the device.

**NOTE: Disabled** is also available as an option if you do not want a particular device to be included in the boot sequence. Setting a device to **Disabled** will eliminate unnecessary delays during the bootup process.

**HARD DISK DRIVES** When you select **Hard Disk Drives** from the Boot Setup Menu, a Setup screen similar to the following displays:

BIOS SETUP UTILITY			
	Boot		
Hard Disk Drives		Specifies the sequence from	e boot n the
1st Drive 2nd Drive	[PM-ST38421A] [PS-ST31021A]	available dev	rices.
		<ul> <li>←→ Select</li> <li>↑↓ Select</li> <li>+- Change</li> <li>F1 General</li> <li>F10 Save ar</li> <li>ESC Exit</li> </ul>	Screen Item Option Help nd Exit
vxx.xx	(C)Copyright 1985-2002, America	Megatrends, Ir	nc.

#### Hard Disk Drives Screen

When you display the Hard Disk Drives screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

**NOTE:** The number of line items on this screen is determined by the number of hard disk drives available.

HARD DISK DRIVESThe SHB supports up to four hard disk drives through a primary and secondary controller<br/>in a master/slave configuration.

#### 1st Drive/2nd Drive

When the system boots up, it searches for all hard drives and displays the description of each disk drive it has detected.

If you have more than one hard disk drive, you may change the order in which the system will attempt to boot the available hard drives by changing these line items. The number of options displayed for each line item depends on the number of hard disk drives in your system.

**Disabled** is also available as an option if you do not want a particular drive to be included in the boot sequence.

The Setup screen displays the system option(s):

### Drive

#### [XXXXXXXXX]

where ### is the boot order and xxxxxxx is the description of the hard disk drive.

**REMOVABLE**When you select **Removable Drives** from the Boot Setup Menu, a Setup screen similar<br/>to the following displays:

	BIOS SETUP UTILITY		
	Boot		
Removable Drives		Specifies the boot sequence from the available devices.	
1st Drive	[1st FLOPPY DRIVE]		
		<ul> <li>↔ Select Screen</li> <li>↑↓ Select Item</li> <li>+- Change Option</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>	
vxx.xx (C)Copyrid	ght 1985-2002, American	F10 Save and Exi ESC Exit Megatrends, Inc.	

#### **Removable Drives Screen**

When you display the Removable Drives screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

**NOTE:** The number of line items on this screen is determined by the number of removable devices available.

**REMOVABLE** The SHB supports multiple removable drives and allows you to change the boot sequence of these devices.

#### 1st Drive/2nd Drive

When the system boots up, it searches for all removable devices and displays the description of each device it has detected.

If you have more than one removable device, you may change the order in which the system will attempt to boot the available devices by changing these line items. The number of options displayed for each line item depends on the number of removable devices in your system.

**Disabled** is also available as an option if you do not want a particular device to be included in the boot sequence.

The Setup screen displays the system option(s):

### Drive

#### [XXXXXXXXX]

where #### is the boot order and xxxxxxxx is the description of the removable drive.

**CD/DVD DRIVES** When you select **CD/DVD Drives** from the Boot Setup Menu, a Setup screen similar to the following displays:

	BIOS SETUP UTILIT	TY
	Boot	
CD/DVD Drives		Specifies the boot sequence from the
1st Drive	[SS-CD-956E/AKV	available devices. 7]
		<ul> <li>←→ Select Screen</li> <li>↑↓ Select Item</li> <li>+- Change Option</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>
vxx.xx	(C)Copyright 1985-2002, Ameri	ican Megatrends, Inc.

#### **CD/DVD Drives Screen**

When you display the CD/DVD Drives screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

**NOTE:** The number of line items on this screen is determined by the number of CDROM and DVD drives available.

**CD/DVD DRIVES** The SHB supports multiple CDROM and DVD devices and allows you to change the boot sequence of these devices.

#### 1st Drive/2nd Drive

When the system boots up, it searches for all CDROM and DVD drives and displays the description of each drive it has detected.

If you have more than one ATAPI CDROM drive, you may change the order in which the system will attempt to boot the available drives by changing these line items. The number of options displayed for each line item depends on the number of CDROM and DVD devices in your system. **Disabled** is also available as an option if you do not want a particular drive to be included in the boot sequence.

The Setup screen displays the system option:

### Drive

#### [XXXXXXXXX]

where ### is the boot order and xxxxxxxx is the description of the CDROM or DVD drive.

## Chapter 7 Chipset Setup

CHIPSET SETUP

When you select **Chipset** from the BIOS Setup Utility Main Menu, the following Setup screen displays:

		BI	OS SETU	P UTILITY		
Main	Advanced	PCIPnP	Boot	Security	10	Chipset  Exit
Advance:	1 Chipset Set	ttings				Configures North Bridge features.
WARNING	: Setting wro may cause :	ong values system to	in belo malfunct	ow sections tion.	5	
> North > South	Bridge Conf: Bridge Conf:	iguration iguration				
						<ul> <li>←→ Select Screen</li> <li>↑↓ Select Item</li> <li>Enter Go to Sub Screen</li> <li>F1 General Help</li> <li>F10 Save and Exit</li> <li>ESC Exit</li> </ul>
	VXX.XX (C)C	opyright 1	985-2002	2, American	n Me	egatrends, Inc.

#### **Chipset Setup Screen**

When you display the Chipset Setup screen, the format is similar to the sample shown above, allowing you to continue to subscreens designed to change parameters for each of the Chipset Setup options. Highlight the option you wish to change and press **<Enter>** to proceed to the appropriate subscreen.

**NOTE**: The values on the Chipset Setup subscreens do not necessarily reflect the values appropriate for your SHB. Refer to the explanations following the screens for specific instructions about entering correct information.

#### CHIPSET SETUP OPTIONS

**NOTE**: Do *not* change the values for any Chipset Setup option unless you understand the impact on system operation. Depending on your system configuration, selection of other values may cause unreliable system operation.

#### North Bridge Configuration

The options on the **North Bridge Configuration** subscreen allow you to set up or modify parameters to configure the Intel<sup>®</sup> North Bridge chip. The following options may be modified:

- DRAM Frequency
- Configure DRAM Timing by SPD
  - DRAM CAS# Latency
  - DRAM RAS# to CAS# Delay
  - DRAM RAS# Precharge
  - DRAM RAS# Activate to Precharge
- Memory Hole

#### South Bridge Configuration

The options on the **South Bridge Configuration** subscreen allow you to set up or modify parameters to configure the Intel<sup>®</sup> South Bridge chip. The following options may be modified:

- USB Functions
- USB 2.0 Controller
- SMBUS Controller
- Restore on AC Power Loss

#### Saving and Exiting

When you have made all desired changes to **Chipset** Setup, you may make changes to other Setup options by using the right and left arrow keys to access other menus. When you have made all of your changes, you may save them by selecting the **Exit** menu, or you may press **<Esc>** at any time to exit the BIOS Setup Utility without saving the changes.

# NORTH BRIDGEWhen you select North Bridge Configuration from the Chipset Setup Screen, the<br/>following Setup screen displays:

BIOS	SETUP UTILITY	
		Chipset
North Bridge Chipset Configuration		Options
DRAM Frequency Configure DRAM Timing by SPD Memory Hole	[Auto] [Enabled] [Disabled]	Auto 400 MHz 533 MHz 667 MHz
vxx.xx (C)Copyright 1985	5-2002, American	Megatrends, Inc.

#### North Bridge Configuration Screen

When you display the North Bridge Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

NORTH BRIDGE<br/>CONFIGURATIONThe descriptions for the system options listed below show the values as they appear if<br/>you have not yet run Chipset Setup. Once values have been defined, they display each<br/>time Chipset Setup is run.

#### **DRAM Frequency**

The Setup screen displays the system option:

#### DRAM Frequency

[Auto]

Available options are:

Auto 400 MHz 533 MHz 667 MHz

#### **Configure DRAM Timing by SPD**

The Setup screen displays the system option:

#### Configure DRAM Timing by SPD [Enabled]

Available options are:

Disabled Enabled

If this option is set to **Disabled**, the following options and their default values are added to the screen:

DRAM CAS# Latency	[5]
DRAM RAS# to CAS# Delay	[6 DRAM Clocks]
DRAM RAS# Precharge	[6 DRAM Clocks]
<b>DRAM RAS#</b> Activate to Precharge	[15 DRAM Clocks]

#### **DRAM CAS# Latency**

If the **Configure DRAM Timing by SPD** option is set to **Enabled**, this option is not available.

The Setup screen displays the system options:

#### DRAM CAS# Latency [5]

Available options are:

#### DRAM RAS# to CAS# Delay

If the **Configure DRAM Timing by SPD** option is set to **Enabled**, this option is not available.

The Setup screen displays the system options:

DRAM RAS# to CAS# Delay

[6 DRAM Clocks]

Available options are:

2 DRAM Clocks 3 DRAM Clocks 4 DRAM Clocks 5 DRAM Clocks 6 DRAM Clocks

#### **DRAM RAS# Precharge**

If the **Configure DRAM Timing by SPD** option is set to **Enabled**, this option is not available.

The Setup screen displays the system options:

**DRAM RAS# Precharge** 

[6 DRAM Clocks]

Available options are:

2 DRAM Clocks 3 DRAM Clocks 4 DRAM Clocks 5 DRAM Clocks 6 DRAM Clocks

#### **DRAM RAS# Activate to Precharge**

If the **Configure DRAM Timing by SPD** option is set to **Enabled**, this option is not available.

The Setup screen displays the system options:

#### DRAM RAS# Activate to Precharge [15 DRAM Clocks]

Available options are:

4 DRAM Clocks through 15 DRAM Clocks

#### **Memory Hole**

The Setup screen displays the system option:

**Memory Hole** 

[Disabled]

Available options are:

Disabled 15MB-16MB This page intentionally left blank.

#### Chipset Setup

# SOUTH BRIDGEWhen you select South Bridge Configuration from the Chipset Setup Screen, the<br/>following Setup screen displays:

BIOS SETUP UTILITY		
		Chipset
South Bridge Chipset Configuration		Options
USB Functions USB 2.0 Controller SMBUS Controller Restore on AC Power Loss	South Bridge Chipset Configuration USB Functions [8 USB Ports] USB 2.0 Controller [Enabled] SMBUS Controller [Enabled] Restore on AC Power Loss [Last State]	
vxx.xx (C)Copyright 19	85-2002, American	Megatrends, Inc.

#### South Bridge Configuration Screen

When you display the South Bridge Configuration screen, the format is similar to the sample shown above. Highlight the option you wish to change and press **<Enter>** to display the available settings. Select the appropriate setting and press **<Enter>** again to accept the highlighted value.

SOUTH BRIDGE<br/>CONFIGURATIONThe descriptions for the system options listed below show the values as they appear if<br/>you have not yet run Chipset Setup. Once values have been defined, they display each<br/>time Chipset Setup is run.

#### **USB** Functions

This option specifies the number of Universal Serial Bus (USB) ports to be used.

The Setup screen displays the system option:

#### USB Functions

[8 USB Ports]

Available options are:

Disabled 2 USB Ports 4 USB Ports 6 USB Ports 8 USB Ports

#### **USB 2.0 Controller**

The Setup screen displays the system option:

#### USB 2.0 Controller

[Enabled]

Available options are:

Disabled Enabled

#### **SMBUS** Controller

The Setup screen displays the system option:

SMBUS Controller

[Enabled]

Available options are:

Disabled Enabled

#### **Restore on AC Power Loss**

This option specifies the state the system should return to when power is restored after AC power is lost.

The Setup screen displays the system option:

```
Restore on AC Power Loss [Last State]
```

Three options are available:

- Select **Power Off** to have the system remain off until it is powered back on via a soft power-on, i.e., by pressing and releasing the power button.
- Select **Power On** to have the system turn the power back on automatically if AC power becomes active again.
- Select Last State to return the system to the state it was in (power on or off) when AC power was lost.

# Appendix A BIOS Messages

**BIOS BEEP CODES** Errors may occur during the POST (Power-On Self Test) routines which are performed each time the system is powered on.

**Non-fatal errors** are those which, in most cases, allow the system to continue the bootup process. The error message normally appears on the screen. See *BIOS Error Messages* later in this section for descriptions of these messages.

Fatal errors are those which will not allow the system to continue the bootup procedure.

These fatal errors are usually communicated through a series of audible beeps. Each error message has its own specific beep code, defined by the number of beeps following the error detection. The following table lists the errors which are communicated audibly.

Beep Count	Description
1	Memory refresh timer error
2	Parity Error
3	Main memory read/write test error
4	Timer not operational
5	Processor error
6	Keyboard controller BAT test error
7	General exception error
8	Display memory error
9	ROM checksum error
10	CMOS shutdown register read/write error
11	Cache memory bad

#### BIOS BEEP CODE TROUBLESHOOTING

Beep Count	Troubleshooting Action
1, 2 or 3	Reseat the memory or replace with known good modules.
4-7, 9-11	Fatal error. Perform the following steps before calling Technical Support.
	Remove all expansion cards and try to reboot. If the beep code is still generated, call Technical Support. If the beep code is not generated, one of the add-in cards is causing the malfunction. Insert the cards back into the system one at a time until the problem recurs. This will indicate the malfunctioning card.
8	The board may be faulty. Call Technical Support.

**BIOS ERROR**If a non-fatal error occurs during the POST routines performed each time the system is<br/>powered on, the error message will appear on the screen in the following format:

ERROR Message Line 1 ERROR Message Line 2 Press F1 to Resume

Note the error message and press the **<F1>** key to continue with the bootup procedure.

**NOTE:** If the **Wait for 'F1' If Any Error** option in the Advanced Setup portion of the BIOS Setup Program has been set to **Disabled**, the "Press F1 to Resume" prompt will not appear on the last line. The bootup procedure will continue without waiting for operator response.

For most of the error messages, there is no ERROR Message Line 2. Generally, for those messages containing an ERROR Message Line 2, the text will be "RUN SETUP UTILITY." Pressing the **<F1>** key will invoke the BIOS Setup Utility.

A description of each error message appears below.

#### **MEMORY ERRORS**

Message	Description
Gate20 Error	The BIOS is unable to properly control the SBC's Gate A20 function, which controls access to memory over 1MB. This may indicate a problem with the board.
Multi-Bit ECC Error	This message only occurs on systems using ECC enabled memory modules. ECC memory has the ability to correct single- bit errors that may occur from faulty memory modules.
	A multiple bit corruption of memory has occurred, and the ECC memory algorithm cannot correct it. This may indicate a defective memory module.
Parity Error	Fatal memory parity error. System halts after displaying this message.

#### **BOOT ERRORS**

Message	Description
Boot Failure	This is a generic message indicating the BIOS could not boot from a particular device. This message is usually followed by other information concerning the device.
Invalid Boot Diskette	A diskette was found in the drive, but it is not configured as a bootable diskette.
Drive Not Ready	The BIOS was unable to access the drive because it indicated it was not ready for data transfer. This is often reported by drives when no media is present.

#### **BIOS ERROR** Mes (coi ED)

#### **BOOT ERRORS (continued)**

SSAGES	
NTINUED)	

Message	Description
A: Drive Error	The BIOS attempted to configure the A: drive during POST, but was unable to properly configure the device. This may be due to a bad cable or faulty diskette drive.
B: Drive Error	The BIOS attempted to configure the B: drive during POST, but was unable to properly configure the device. This may be due to a bad cable or faulty diskette drive.
Insert BOOT diskette in A:	The BIOS attempted to boot from the A: drive, but could not find a proper boot diskette.
Reboot and Select proper Boot device or Insert Boot Media in selected Boot device	BIOS could not find a bootable device in the system and/or removable media drive does not contain media.
NO ROM BASIC	This message occurs on some systems when no bootable device can be detected.

#### **STORAGE DEVICE ERRORS**

Message	Description	
The following errors are typically ATAPI devices in POST.	The following errors are typically displayed when the BIOS is trying to detect and configure IDE/ ATAPI devices in POST.	
XXXXXX Hard Disk Error XXXXXX - ATAPI Incompatible	Messages in this format indicate that the specified device could not be properly initialized by the BIOS. Possible message are:	
	Primary Master Hard Disk Error Primary Slave Hard Disk Error Secondary Master Hard Disk Error Secondary Slave Hard Disk Error Primary Master Drive - ATAPI Incompatible Primary Slave Drive - ATAPI Incompatible Secondary Master Drive - ATAPI Incompatible Secondary Slave Drive - ATAPI Incompatible	
The following messages can be a standard. The S.M.A.R.T. failure	reported by an ATAPI device using the S.M.A.R.T. error reporting message may indicate the need to replace the hard disk.	
S.M.A.R.T. Capable but Command Failed	The BIOS tried to send a S.M.A.R.T. message to a hard disk, but the command transaction failed.	
S.M.A.R.T. Command Failed	The BIOS tried to send a S.M.A.R.T. message to a hard disk, but the command transaction failed.	
S.M.A.R.T. Status BAD, Backup and Replace	A S.M.A.R.T. capable hard disk sends this message when it detects an imminent failure.	
S.M.A.R.T. Capable and Status BAD	A S.M.A.R.T. capable hard disk sends this message when it detects an imminent failure.	

#### BIOS ERROR MESSAGES (CONTINUED)

#### VIRUS RELATED ERRORS

Message	Description
The following messages only display if Virus Detection is enabled in the BIOS Setup Utility.	
BootSector Write !!	The BIOS has detected software attempting to write to a drive's boot sector. This is flagged as possible virus activity.
VIRUS: Continue (Y/N)?	The BIOS has detected possible virus activity.

#### SYSTEM CONFIGURATION ERRORS

Message	Description
DMA-2 Error	Error initializing secondary DMA controller. This is a fatal error, often indicating a problem with system hardware.
DMA Controller Error	POST error while trying to initialize the DMA controller. This is a fatal error, often indicating a problem with system hardware.
Checking NVRAMUpdate Failed	BIOS could not write to the NVRAM block. This message appears when the FLASH part is write-protected or if there is no FLASH part (system uses a PROM or EPROM).
Microcode Error	BIOS could not find or load the CPU Microcode Update to the processor. This message only applies to Intel processors. The message is most likely to appear when a brand new processor is installed in an SBC with an outdated BIOS. In this case, the BIOS must be updated to include the Microcode Update for the new processor.
NVRAM Checksum Bad, NVRAM Cleared	There was an error while validating the NVRAM data. This causes POST to clear the NVRAM data.
Resource Conflict	More than one system device is trying to use the same non- shareable resources (memory or I/O).
NVRAM Ignored	The NVRAM data used to store Plug and Play (PnP) data was not used for system configuration in POST.
NVRAM Bad	The NVRAM data used to store Plug and Play (PnP) data was not used for system configuration in POST due to a data error.
Static Resource Conflict	Two or more static devices are trying to use the same resource space (usually memory or I/O).
PCI I/O Conflict	A PCI adapter generated an I/O resource conflict when configured by BIOS POST.
PCI ROM Conflict	A PCI adapter generated an I/O resource conflict when configured by BIOS POST.
PCI IRQ Conflict	A PCI adapter generated an I/O resource conflict when configured by BIOS POST.
PCI IRQ Routing Table Error	BIOS POST (DIM code) found a PCI device in the system but was unable to figure out how to route an IRQ to the device. Usually this error is caused by an incomplete description of the PCI Interrupt Routine of the system.

#### BIOS ERROR MESSAGES (CONTINUED)

#### SYSTEM CONFIGURATION ERRORS (continued)

Message	Description
Timer Error	Indicates an error while programming the count register of channel 2 of the 8254 timer. This may indicate a problem with system hardware.
Interrupt Controller-1 Error	BIOS POST could not initialize the Master Interrupt Controller. This may indicate a problem with system hardware.
Interrupt Controller-2 Error	BIOS POST could not initialize the Slave Interrupt Controller. This may indicate a problem with system hardware.

#### **CMOS ERRORS**

Message	Description
CMOS Date/Time Not Set	The CMOS Date and/or Time are invalid. This error can be resolved by readjusting the system time in the BIOS Setup Utility.
CMOS Battery Low	CMOS Battery is low. This message usually indicates that the CMOS battery needs to be replaced. It could also appear when the user intentionally discharges the CMOS battery.
CMOS Settings Wrong	CMOS settings are invalid. This error can be resolved by using the BIOS Setup Utility.
CMOS Checksum Bad	CMOS contents failed the Checksum check. Indicates that the CMOS data has been changed by a program other than the BIOS or that the CMOS is not retaining its data due to malfunction. This error can typically be resolved by using the BIOS Setup Utility.

#### MISCELLANEOUS ERRORS

Message	Description
Keyboard Error	Keyboard is not present or the hardware is not responding when the keyboard controller is initialized.
Keyboard/Interface Error	Keyboard Controller failure. This may indicate a problem with system hardware.
System Halted	The system has been halted. A reset or power cycle is required to reboot the machine. This message appears after a fatal error has been detected.

#### BOOTBLOCK INITIALIZATION CODE CHECKPOINTS

The Bootblock initialization code sets up the chipset, memory and other components before system memory is available. The following table describes the type of checkpoints that may occur during the Bootblock initialization portion of the BIOS:

Check- point	Description
Before D1	Early chipset initialization is done. Early super I/O initialization is done including RTC and keyboard controller. NMI is disabled.
D1	Perform keyboard controller BAT test. Check if waking up from power management suspend state. Save power-on CPUID value in scratch CMOS.
D0	Go to flat mode with 4GB limit and GA20 enabled. Verify the bootblock checksum.
D2	Disable cache before memory detection. Execute full memory sizing module. Verify that flat mode is enabled.
D3	If memory sizing module not executed, start memory refresh and do memory sizing in Bootblock code. Do additional chipset initialization. Reenable cache. Verify that flat mode is enabled.
D4	Test base 512K memory. Adjust policies and cache first 8MB. Set stack.
D5	Bootblock code is copied from ROM to lower system memory and control is given to it. BIOS now executes out of RAM.
D6	Both key sequence and OEM specific method is checked to determine if BIOS recovery is forced. Main BIOS checksum is tested. If BIOS recovery is necessary, control flows to checkpoint E0. See the <i>Bootblock Recovery Code Checkpoints</i> section of this appendix for more information.
D7	Restore CPUID value back into register. The Bootblock-Runtime interface module is moved to system memory and control is given to it. Determine whether to execute serial flash.
D8	The Runtime module is uncompressed into memory. CPUID information is stored in memory.
D9	Store the Uncompressed pointer for future use in PMM. Copy Main BIOS into memory. Leave all RAM below 1MB Read/Write including E000 and F000 shadow areas but closing SMRAM.
DA	Restore CPUID value back into register. Give control to BIOS POST (Execute POSTKernel). See the <i>POST Code Checkpoints</i> section of this appendix for more information.

#### BOOTBLOCK RECOVERY CODE CHECKPOINTS

The Bootblock recovery code gets control when the BIOS determines that a BIOS recovery needs to occur because the user has forced the update or the BIOS checksum is corrupt. The following table describes the type of checkpoints that may occur during the Bootblock recovery portion of the BIOS:

Check- point	Description		
E0	Initialize the floppy controller in the super I/O. Some interrupt vectors are initialized. DMA controller is initialized. 8259 interrupt controller is initialized. L1 cache is enabled.		
E9	Set up floppy controller and data. Attempt to read from floppy.		
EA	Enable ATAPI hardware. Attempt to read from ARMD and ATAPI CDROM.		
EB	Disable ATAPI hardware. Jump back to checkpoint E9.		
EF	Read error occurred on media. Jump back to checkpoint EB.		
E9 or EA	Determine information about root directory of recovery media.		
F0	Search for pre-defined recovery file name in root directory.		
F1	Recovery file not found.		
F2	Start reading FAT table and analyze FAT to find the clusters occupied by the recovery file.		
F3	Start reading the recovery file cluster by cluster.		
F5	Disable L1 cache.		
FA	Check the validity of the recovery file configuration to the current configuration of the flash part.		
FB	Make flash write enabled through chipset and OEM specific method. Detect proper flash part. Verify that the found flash part size equals the recovery file size.		
F4	The recovery file size does not equal the found flash part size.		
FC	Erase the flash part.		
FD	Program the flash part.		
FF	The flash has been updated successfully. Make flash write disabled. Disable ATAPI hardware. Restore CPUID value back into register. Give control to F000 ROM at F000:FFF0h.		

**POST CODE LEDs** The POST code checkpoints are the largest set of checkpoints during the BIOS pre-boot process. The following chart is a key to interpreting the POST codes displayed on LEDs 1 through 8 on the TML SHB. The LEDs are located in the center of the board to the right of the processor and are numbered from top (1) to bottom (8). Refer to the board layout in the *Specifications* chapter for the exact location of the POST code LEDs.

Upper Nibble (UN)					
Hex. Value	LED 8	LED 7	LED 6	LED 5	ł
0	Off	Off	Off	Off	
1	Off	Off	Off	On	
2	Off	Off	On	Off	
3	Off	Off	On	On	
4	Off	On	Off	Off	
5	Off	On	Off	On	
6	Off	On	On	Off	
7	Off	On	On	On	
8	On	Off	Off	Off	
9	On	Off	Off	On	
А	On	Off	On	Off	
В	On	Off	On	On	
С	On	On	Off	Off	
D	On	On	Off	On	
E	On	On	On	Off	
F	On	On	On	On	

Lower Nibble (LN)				
Hex. Value	LED 4	LED 3	LED 2	LED 1
0	Off	Off	Off	Off
1	Off	Off	Off	On
2	Off	Off	On	Off
3	Off	Off	On	On
4	Off	On	Off	Off
5	Off	On	Off	On
6	Off	On	On	Off
7	Off	On	On	On
8	On	Off	Off	Off
9	On	Off	Off	On
А	On	Off	On	Off
В	On	Off	On	On
С	On	On	Off	Off
D	On	On	Off	On
E	On	On	On	Off
F	On	On	On	On



#### POST CODE CHECKPOINTS

The POST code checkpoints are the largest set of checkpoints during the BIOS pre-boot process. The table below describes the type of checkpoints that may occur during the POST portion of the BIOS. Refer to the chart in the previous section to interpret the hexadecimal values of POST code LEDs 1 through 8.

Check- point	Description
03	Disable NMI, parity, video for EGA and DMA controllers. Initialize BIOS, POST, Runtime data area. Also initialize BIOS modules on POST entry and GPNV area. Initialize CMOS as mentioned in the Kernel Variable "wCMOSFlags."
04	Check CMOS diagnostic byte to determine if battery power is OK and CMOS checksum is OK. Verify CMOS checksum manually by reading storage area. If the CMOS checksum is bad, update CMOS with power-on default values and clear passwords. Initialize status register A. Initialize data variables that are based on CMOS setup questions. Initialize both the 8259 compatible PICs in the system.
05	Initialize the interrupt controlling hardware (generally OPIC) and interrupt vector table.
06	Do read/write test to CH-2 count register. Initialize CH-0 as system timer. Install the POSTINT1Ch handler. Enable IRQ-0 in PIC for system timer interrupt. Traps INT1Ch vector to "POSTINT1ChHandlerBlock."
08	Initialize the processor. The BAT test is being done on KBC. Program the keyboard controller command byte is being done after auto detection of keyboard/mouse using AMI KB-5.
0A	Initialize the 8042 compatible keyboard controller.
0B	Detect the presence of PS/2 mouse.
0C	Detect the presence of keyboard in KBC port.
0E	Testing and initialization of different input devices. Also, update the Kernel variables. Traps the INT09h vector, so that the POST INT09h handler gets control for IRQ1. Uncompress all available language, BIOS logo and silent logo modules.
13	Early POST initialization of chipset registers.
24	Uncompress and initialize any platform specific BIOS modules.
30	Initialize System Management Interrupt.
2A	Initialize different devices through DIM. See <i>DIM Code Checkpoints</i> section of this appendix for more information.
2C	Initialize different devices. Detects and initializes the video adapter installed in the system.
2E	Initialize all the output devices.
31	Allocate memory for ADM module and uncompress it. Give control to ADM module for initialization. Initialize language and font modules for ADM. Activate ADM module.
33	Initialize the silent boot module. Set the window for displaying text information.
37	Display sign-on message, processor information, setup key message and any OEM specific information.

#### POST CODE CHECKPOINTS (CONTINUED)

Check- point	Description
38	Initialize different devices through DIM. See <i>DIM Code Checkpoints</i> section of this appendix for more information.
39	Initialize DMAC-1 and DMAC-2.
3A	Initialize RTC date/time.
3B	Test for total memory installed in the system. Also, check for DEL or ESC keys to limit memory test. Display total memory in the system.
3C	Mid POST initialization of chipset registers.
40	Detect different devices (parallel ports, serial ports and coprocessor in CPU, etc.) successfully installed in the system and update the BDA, EBDA, etc.
50	Program the memory hole or any kind of implementation that needs an adjustment in system RAM size if needed.
52	Updates CMOS memory size from memory found in memory test. Allocates memory for Extended BIOS Data Area from base memory.
60	Initialize NUM-LOCK status and program the keyboard Typematic rate.
75	Initialize INT13 and prepare for IPL detection.
78	Initialize IPL devices controlled by BIOS and option ROMs.
7A	Initialize remaining option ROMs.
7C	Generate and write contents of ESCD in NVRAM.
84	Log errors encountered during POST.
85	Display errors to the user and get the user response for error.
87	Execute BIOS setup if needed/requested.
8C	Late POST initialization of chipset registers.
8E	Program the peripheral parameters. Enable/disable NMI as selected.
90	Late POST initialization of system management interrupt.
A0	Check boot password if installed.
A1	Clean-up work needed before booting to OS.
A2	Take care of runtime image preparation for different BIOS modules. Fill the free area in F000h segment with 0FFh.
	Initialize the Microsoft IRQ Routing Table. Prepare the runtime language module. Disable the system configuration display if needed.
A4	Initialize runtime language module.

POST CODE		
CHECKPOINTS (CONTINUED)	Check- point	Description
	A7	Display system configuration screen if enabled. Initialize the processor before boot, which includes the programming of the MTRRs.
	A8	Prepare processor for OS boot, including final MTRR values.
	A9	Wait for user input at configuration display if needed.
	AA	Uninstall POST INT1Ch vector and INT09h vector. Deinitialize the ADM module.
	AB	Prepare BBS for INT19 boot.
	AC	End of POST initialization of chipset registers.
	B1	Save system context for ACPI.
	00	Pass control to OS Loader (typically INT19h)

#### **DIM CODE CHECKPOINTS** The Device Initialization Manager module gets control at various times during BIOS POST to initialize different buses. The following table describes the main checkpoints where the DIM module is accessed:

a	
Check- point	Description
2A	Initialize different buses and perform the following functions: Reset, Detect and Disable (function 0); Static Device Initialization (function 1); Boot Output Device Initialization (function 2). Function 0 disables all device nodes, PCI devices and PnP ISA cards. It also assigns PCI Bus numbers. Function 1 initializes all static devices, which include manually configured on-board peripherals, memory and I/O decode windows in PCI-to-PCI bridges and non-compliant PCI devices. Static resources are also reserved. Function 2 searches for and initializes any PnP, PCI or AGP video drivers.
38	Initialize different buses and perform the following functions: Boot Input Device Initialization (function 3); IPL Device Initialization (function 4); General Device Initial- ization (function 5). Function 3 searches for and configures PCI input devices and detects if system has standard keyboard controller. Function 4 searches for and configures all PnP and PCI boot devices. Function 5 configures all on-board periph- erals that are set to an automatic configuration and configures all remaining PnP and PCI devices.

#### ADDITIONAL CHECKPOINTS

While control is in the different functions, additional checkpoints are output to Port 80H as word values to identify the routines being executed.

The low byte value indicates the main POST Code Checkpoint. The high byte is divided into two nibbles and contains two sets of information. The details of the high byte of these checkpoints are detailed in the following table:

#### HIGH BYTE XY

The upper nibble 'X' indicates the function number that is being executed. 'X' can be from 0 to 7.

- 0 Function 0. Disable all devices on the bus.
- Function 1. Initialize static devices on the bus. 1
- 2 Function 2. Initialize output devices on the bus.
- 3 Function 3. Initialize input devices on the bus.
- 4 Function 4. Initialize IPL devices on the bus.
- 5 Function 5. Initialize general devices on the bus.
- 6 Function 6. Error reporting for the bus.
- 7 Function 7. Initialize add-on ROMs for all buses.
- 8 Function 8. Initialize BBS ROMs for all buses.

The lower nibble 'Y' indicates the bus on which the different routines are being executed. 'Y' can be from 0 to 5.

- 0 Generic DIM (Device Initialization Manager)
- On-board system devices 1
- 2 ISA devices
- 3 **EISA** devices
- 4 ISA PnP devices 5
  - PCI devices

# Appendix B Power Connection

INTRODUCTION	The combination of new power supply technologies and the system capabilities defined in the SHB Express <sup><math>TM</math></sup> (PICMG <sup>®</sup> 1.3) specification requires a different approach to connecting system power to a PICMG 1.3 backplane and/or SHB hardware.		
	To improve system MTTR (Mean Time To Repair), the PICMG 1.3 specification defines enough power connections to the SHB's edge connectors to eliminate the need to connect auxiliary power to the SHB. All power connections in a PICMG 1.3 system can be made to the PICMG 1.3 backplane. This is true for SHBs that use high-performance processors. The connectors on a backplane must have an adequate number of contacts that are sufficiently rated to safely deliver the necessary power to drive these high- performance SHBs. Trenton's PICMG 1.3 backplanes define ATX/EPS and +12V connectors that are compatible with ATX/EPS power supply cable harnesses and provide multiple pins capable of delivering the current necessary to power high-performance processors.		
	e PICMG <sup>®</sup> 1.3 specification supports soft power control signals via the Advanced nfiguration and Power Interface (ACPI). Trenton SHBs support these signals, which controlled by the ACPI and are used to implement various sleep modes. Refer to the neral ACPI Configuration section of the <i>Advanced Setup</i> chapter in this manual for formation on ACPI BIOS settings.		
	When soft control signals are implemented, the type of ATX or EPS power supply used in the system and the operating system software will dictate how system power should be connected to the SHB. It is critical that the correct method be used.		
Power Supply and SHB Interaction	The following diagram illustrates the interaction between the power supply and the processor. The signals shown are PWRGD (Power Good), PSON# (Power Supply On), 5VSB (5 Volt Standby) and PWRBT# (Power Button). The +/- 12V, +/-5V, +3.3V and Ground signals are not shown.		
	Power Supply		
	* Power connections are physically made on a PICMG <sup>®</sup> 1.3 backplane. The backplane routes the power connections over to the SHB edge connector slots.		
	Momentary Switch		

**Power Supply and SHB Interaction** 

PWRGD, PSON# and 5VSB are usually connected directly from an ATX or EPS power supply to the backplane. The PWRBT# is a normally open momentary switch that can be wired directly to a power button on the chassis.

**CAUTION:** In some ATX/EPS systems, the power may appear to be off while the 5VSB signal is still present and supplying power to the SHB, option cards and other system components. The +5VAUX LED on a Trenton PICMG 1.3 backplane monitors the 5VSB power signal; "green" indicates that the 5VSB signal is present. Trenton backplane LEDs monitor all DC power signals, and all of the LEDs should be off before adding or removing components. Removing boards under power may result in system damage.

#### ELECTRICAL CONNECTION CONFIGURATIONS

There are a number of different connector types, such as EPS, ATX or terminal blocks, which can be utilized in wiring power supply and control functions to a PICMG 1.3 backplane. However, there are only two basic electrical connection configurations.

#### **ACPI** Connection

The diagram on the previous page shows how to connect an ACPI compliant power supply to an ACPI enabled PICMG 1.3 system. The following table shows the required connections which must be made for soft power control to work.

<u>Signal</u>	<b>Description</b>	<u>Source</u>
+ 12V	DC voltage for those systems that require it	Power Supply
+ 5V	DC voltage for those systems that require it	Power Supply
+ 3.3V	DC voltage for those systems that require it	Power Supply
+ 5VSB	5 Volt Standby. This DC voltage is always on when an ATX or EPS type power supply has AC voltage connected. 5VSB is used to keep the necessary circuitry functioning for software power control and wake up.	Power Supply
PWRGD	Power Good. This signal indicates that the power supply's voltages are stable and within tolerance.	Power Supply
PSON#	Power Supply On. This signal is used to turn on an ATX or EPS type power supply.	SHB/Backplane
PWRBT#	Power Button. A momentary normally open switch is connected to this signal. When pressed and released, this signals the SHB to turn on a power supply that is in an off state.	Power Button
	If the system is on, holding this button for four seconds will cause the SHB's chipset to shut down the power supply. The operating system is not involved and therefore this is not considered a clean shutdown. Data can be lost if this situation occurs.	
### Legacy Non-ACPI Connection

For system integrators that either do not have or do not require an ACPI compliant power supply as described in the section above, an alternative electrical configuration is described in the table on the following page.

<u>Signal</u>	<b>Description</b>	<u>Source</u>
+ 12V	DC voltage for those systems that require it	Power Supply
+ 5V	DC voltage for those systems that require it	Power Supply
+ 3.3V	DC voltage for those systems that require it	Power Supply
+ 5VSB	Not required	Power Supply
PWRGD	Not required	Power Supply
PSON#	Power Supply On. This signal is used to turn on an ATX or EPS type power supply. If an ATX or EPS power supply is used in this legacy configu- ration, a shunt must be installed on the backplane from PSON# to signal Ground. This forces the power supply DC outputs on whenever AC to the power supply is active.	Backplane
PWRBT#	Not used	

In addition to these connections, there is usually a switch controlling AC power input to the power supply.

When using the legacy electrical configuration, the SHB BIOS **Power Supply Shutoff** setting should be set to **Manual shutdown**. Refer to the *General ACPI Configuration* section of the *Advanced Setup* chapter in this manual for details.

This page intentionally left blank.

# Appendix C PCI Express<sup>TM</sup> Backplane Usage

INTRODUCTION	PCI Express <sup>™</sup> is a scalable, full-duplex serial interface which consists of multiple communication lanes grouped into links. PCI Express scalability is achieved by grouping these links into multiple configurations. A x1 ("by 1") PCI Express link is made up of one full-duplex link that consists of two dedicated lanes for receiving data and two dedicated lanes for transmitting data. A x4 configuration is made up of four PCI Express links. The most commonly used PCIe link sizes are x1, x4, x8 and x16.
	PCI Express devices with different PCI Express link configurations establish communi- cation with each other using a process called auto-negotiation or link training. For example, a PCI Express device or option card that has a x16 PCI Express interface and is placed into a x16 mechanical/x8 electrical slot on a backplane establishes communi- cation with a PICMG <sup>®</sup> 1.3 SHB using auto-negotiation. The option card's PCI Express interface will "train down" to establish communication with the SHB via the x8 PCI Express link between the SHB and the backplane option card slot.
SHB EDGE CONNECTORS	The PICMG 1.3 specification enables SHB vendors to provide multiple PCI Express configuration options for edge connectors A and B of a particular SHB. These edge connectors carry the PCI Express links and reference clocks down to the SHB slot on the PICMG 1.3 backplane. The potential PCI Express link configurations of an SHB fall into two main classifications: server-class and graphics-class. The specific class and PCI Express link configuration of an SHB is determined by the chipset components used on the SHB.
	In a server-class configuration, the main goal of the SHB is to route as many high- bandwidth PCI Express links as possible down to the backplane. Typically, these links are a combination of x4 and x8 PCI Express links.
	A graphics-class configuration should provide a x16 PCI Express link down to the backplane in order to support high-end PCI Express graphics and video cards. Graphics-class SHB configurations also provide as many lower bandwidth (x1 or x4) links as possible.
	Trenton's TML is a graphics-class system host board which provides one x16 PCI Express link on the SHB's edge connectors A and B. This x16 PCIe link is designed to support PCI Express video/graphics cards on an SHB Express <sup>™</sup> (PICMG 1.3) backplane. A x4 PCI Express link and five PCIe reference clocks are also included on edge connectors A and B. The PICMG 1.3 specification states that the SHB must provide as many reference clocks as there are potential PCI Express links on the PICMG 1.3 backplane.
	In addition, the SHB provides a x1 link to the controlled impedance connector for use with PCI Express plug-in option cards. The x4 and x1 PCI Express links are used on SHB Express backplanes to support PCI Express option cards and the bridge chips that provide PCI/PCI-X option card support. Refer to the <i>PCI Express Reference</i> chapter of this manual for more information, including edge connector pin assignments.
	The figures below show some typical SHB and backplane combinations that would result in all of the PCI Express slots successfully establishing communication with the SHB host device. The first figure shows a server-class SHB; the second shows a graphics- class SHB.

#### Server-Class SHB:



#### Graphics-Class SHB:

PCI Express™ Edge Connectors A & B: One x16 and one x4 PCI Express™ Link with five reference clocks BP #4 x1 x1 x1 0 0 0 x1 0 BP #6 x4 □ BP #5 x16 x1 х1 П X1 Π One x16 and One x16 Five x1 PCI one x4 PCI and four x1 PCI Express card Express card Express card slots slot SHB Slots A & B slots SHB Slots A & B SHB Slots A & B

PCI Express link configuration straps for each PCI Express option card slot on a PICMG 1.3 backplane are required as part of the PICMG 1.3 SHB Express<sup>™</sup> specification. These configuration straps alert the SHB as to the specific link configuration expected on each PCI Express option card slot. PCI Express communication between the SHB and option card slots is successful only when there are enough available PCI Express links established between the PICMG 1.3 SHB and each PCI Express slot or device on the backplane.

For more information, refer to the PCI Industrial Manufacturers Group's SHB Express<sup>TM</sup> System Host Board PCI Express Specification, PICMG<sup>®</sup> 1.3.

# Appendix D I/O Expansion Boards

**INTRODUCTION** The IOB30 and IOB31 are I/O expansion boards (IOBs) for legacy I/O support for PCI Express<sup>™</sup> system host boards (SHBs).

These I/O boards connect to the impedance connector (P20) on Trenton Technology's TML SHBs and provide two serial ports, mouse and keyboard ports, parallel port and floppy drive connector. The IOB31 also provides a PS/2 mouse/keyboard mini DIN connector.

In addition, the IOB31 provides a x4 PCI Express edge connector which connects to an expansion slot on a PCI Express compatible backplane.

MODELS									
	<u>Model #</u>	<u>Model Name</u>	<b>Description</b>						
	6391-000	IOB30	Standard						
	6474-000	IOB31	Standard						
FEATURES	• IOB30 (6391-000):								
	<ul> <li>Iwo serial ports and PS/2 mouse/keyboard mini DIN on the I/O bracket</li> <li>PS/2 mouse, keyboard, parallel port and floppy drive connectors</li> </ul>								
	• IOB31 (6474-000):								
	Two serial ports								
	• PS/2 mouse, keyboard, parallel port and floppy drive connectors								
	PCI Express expansion capability for use with PCI Express backplanes								
	Compatible     PCI Express	with PCI Industrial Specification	Computer Manufacturers Group (PICMG <sup>®</sup> )						
TEMPERATURE/	Operating Tempera	<b>ture:</b> $0^{\circ}$ C. to $45^{\circ}$	°C.						
	Storage Temperatur	<b>re:</b> $-20^{\circ}$ C. to 7	$-20^{\circ}$ C. to $70^{\circ}$ C.						
	Humidity:	5% to 90%	5% to 90% non-condensing						

#### IOB30 (6391-000) I/O BOARD LAYOUT



#### IOB30 CONNECTORS

NOTE: Pin 1 on the connectors is indicated by the square pad on the PCB.

# P1 - Serial Port Connector

9 position "D" right angle, Spectrum #56-402-001

PinSignal1Carrier Detect

2

3

4

1

2

3

4

- <u>Pin</u> <u>Signal</u>
- 6 Data Set Ready-I7 Request to Send-O
- Receive Data-I7Transmit Data-O8
  - 8 Clear to Send-I
- Data Terminal Ready-O 9 Ring Indicator-I
- 5 Signal Gnd

# P2 - Serial Port Connector

9 position "D" right angle, Spectrum #56-402-001

#### Pin Signal

- <u>Pin</u><u>Signal</u>
- Carrier Detect
- 6 Data Set Ready-I
- Receive Data-I Transmit Data-O
- 7 Request to Send-O
- 08Clear to Send-I
- Data Terminal Ready-O 9 Ring Indicator-I
- 5 Signal Gnd

IOB30						
CONNECTORS (CONTINUED)	P3	-	<b>PS/2</b> 1 6 pin 1	Mouse and Keyboard Co mini DIN, Kycon #KMD	onnect G-6S-E	or 34T
			Pin 1 2 3 4 5 6	Signal Ms Data Kbd Data Gnd Power (+5V fused) with Ms Clock Kbd Clock	self-re	setting fuse
	P4	-	<b>Flopp</b> 34 pin	y Drive Connector a dual row header, Amp #	103308	3-7
			<u>Pin</u>	<u>Signal</u>	<u>Pin</u>	<u>Signal</u>
			1	Gnd	2	N-RPM
			3	Gnd	4	NC
			5	Gnd	6	D-Rate0
			7	Gnd	8	P-Index
			9	Gnd	10	N-Motoron 1
			11	Gnd	12	N-Drive Sel2
			13	Gnd	14	N-Drive Sell
			15	Gnd	16	N-Motoron 2
			17	Gnd	18	N-Dir
			19	Gnd	20	N-Stop Step
			21	Gnd	22	N-Write Data
			23 25	Gnd	24	N-write Gate
			23	Gild	20	P-IIack U D Write Drotect
			27	Gnd	20	N-Read Data
			29	Gnd	30	N-Reau Data N-Side Select
			33	Gnd	34	Disk Chng
	P5	-	<b>Paral</b> 26 pin	<b>lel Port Connector</b> a dual row header, Amp #	103308	3-6
			Din	Signal	Din	Signal
			<u>1 III</u> 1	Strobe	2	Auto Feed XT
			3	Data Bit 0	2 4	Frror
			5	Data Bit 1	т 6	Init
			7	Data Bit 2	8	Slet In
			9	Data Bit 3	10	Gnd
			11	Data Bit 4	12	Gnd
			13	Data Bit 5	14	Gnd
			15	Data Bit 6	16	Gnd
			17	Data Bit 7	18	Gnd
			19	ACK	20	Gnd
			21	Busy	22	Gnd
			23	Paper End	24	Gnd
			25	Slet	26	NC

IOB30 Connectors (continued)	P6	-	<b>Imped</b> 76 pin	lance Connector controlled impedance cc	onnecto	r,
			Samte	c #MIS-038-01-FD-K		
			<u>Pin</u>	Signal	<u>Pin</u>	<u>Signal</u>
			1	+12V	2	+5V_STANDBY
			3	NC	4	+5V_STANDBY
			5	NC	6	+5V_DUAL
			7	NC	8	+5V_DUAL
			9	NC	10	NC
			11	NC	12	NC
			13	ICH_SMI#	14	ICH_RCIN#
			15	ICH_SIOPME#	16	ICH_A20GATE
			17	Gnd	18	Gnd
			19	L_FRAME#	20	L_AD3
			21	L_DRQI#	22	L_AD2
			23	L_DKQ0#	24	L_ADI
			25	SERIKQ	26	L_AD0
			27		28	
			29	PULKI4SIU Crd	30	PULK33LPU Cred
			31 22	GILL CMDDATA DECLIME	52 24	
			33 25	SMBDAIA_KESUME	34 26	IPMB_DAI
			33 27	SMIBULK_RESUME	30 20	IPMB_CLK
			<i>31</i> 20	SALKI#_KESUME	38 40	IPMB_ALKI#
			39 41		40	UIIU EVD DESET#
			41	$EAF_CLK100$	42	ICH WAKE#
			45	Gnd	44 16	Cnd
			43		40	C DE DVD/
			47	$C_{\rm PE} T X M $	40 50	C DE DVNA
			49 51	Gnd	50 52	C_TL_KAN4 Grd
			53	C PE TYP3	52 54	C PE RXP3
			55	C PE TXN3	54 56	C PE RXN3
			55 57	Gnd	58	Gnd
			59	C PF TXP2	50 60	C PF RXP2
			61	C PE TXN2	62	C PF RXN2
			63	Gnd	64	Gnd
			65	C PE TXP1	66	C PE RXP1
			67	C PE TXN1	68	C PF RXN1
			69	Gnd	70	Gnd
			71	+3 3V	72	+5V
			73	+3 3V	74	+5V
			75	+3.3V	76	+5V

### IOB30

CONNECTORS	<b>P7</b>	-	
(CONTINUED)			

#### - Keyboard Header

5 pin single row header, Amp #640456-5

- <u>Pin</u> <u>Signal</u>
- 1 Kbd Clock
- 2 Kbd Data
- 3 Key
- 4 Kbd Gnd
- 5 Kbd Power (+5V fused) with self-resetting fuse

## P8 - PS/2 Mouse Header

6 pin single row header, Amp #640456-6

## Pin Signal

- 1 Ms Data
- 2 Reserved
- 3 Gnd
- 4 Power (+5V fused) with self-resetting fuse
- 5 Ms Clock
- 6 Reserved

#### IOB31 (6474-000) BLOCK DIAGRAM



IOB31 (6474-000) I/O BOARD LAYOUT



P1	-	Seria 10 pi	<b>ll Port 1 Connector</b> n dual row header, Amp #	10330	)8-1
		<u>Pin</u> 1 3 5 7 9	<u>Signal</u> Carrier Detect Receive Data-I Transmit Data-O Data Terminal Ready-O Signal Gnd	Pin 2 4 6 8 10	Signal Data Set Ready-I Request to Send-O Clear to Send-I Ring Indicator-I NC
P2	-	Seria 10 pi	al Port 2 Connector n dual row header, Amp #	10330	)8-1
		<u>Pin</u> 1 3 5 7 9	<u>Signal</u> Carrier Detect Receive Data-I Transmit Data-O Data Terminal Ready-O Signal Gnd	Pin 2 4 6 8 10	Signal Data Set Ready-I Request to Send-O Clear to Send-I Ring Indicator-I NC
P4	-	<b>Flop</b> 34 pi	<b>py Drive Connector</b> n dual row header, Amp #	10330	)8-7
		Pin 1 3 5 7 9 11	<u>Signal</u> Gnd Gnd Gnd Gnd Gnd	Pin 2 4 6 8 10 12	Signal N-RPM NC D-Rate0 P-Index N-Motoron 1 N-Drive Sel2
		13 15 17 19 21	Gnd Gnd Gnd Gnd	14 16 18 20 22	N-Drive Self N-Motoron 2 N-Dir N-Stop Step N-Write Data
		23 25 27 29	Gnd Gnd Gnd Gnd	24 26 28 30	N-Write Gate P-Track 0 P-Write Protect N-Read Data

IOB31 Connectors (continued)	P5	-	<b>Paral</b> 26 pir	l <b>lel Port Connector</b> 1 dual row header, Amp #	10330	8-6
			<u>Pin</u>	<u>Signal</u>	<u>Pin</u>	<u>Signal</u>
			1	Strobe	2	Auto Feed XT
			3	Data Bit 0	4	Error
			5	Data Bit 1	6	Init
			7	Data Bit 2	8	Slct In
			9	Data Bit 3	10	Gnd
			11	Data Bit 4	12	Gnd
			13	Data Bit 5	14	Gnd
			15	Data Bit 6	16	Gnd
			17	Data Bit 7	18	Gnd
			19	ACK	20	Gnd
			21	Busy	22	Gnd
			23	Paper End	24	Gnd
			25	Slct	26	NC
	P6	-	<b>Impe</b> 76 pir Samte	dance Connector n controlled impedance co ec #MIS-038-01-FD-K	onnecto	or,
			<u>Pin</u>	<u>Signal</u>	<u>Pin</u>	Signal
			1	+12V	2	+5V_STANDBY
			3	NC	4	+5V_STANDBY
			5	NC	6	+5V_DUAL
			7	NC	8	+5V_DUAL
			9	NC	10	NC
			11	NC	12	NC
			13	ICH_SMI#	14	ICH_RCIN#
			15	ICH_SIOPME#	16	ICH_A20GATE
			17	Gnd	18	Gnd
			19	L_FRAME#	20	L_AD3
			21	L_DRQ1#	22	L_AD2
			23	L_DRQ0#	24	L_AD1
			25	SERIRQ	26	L_AD0
			27	Gnd	28	Gnd
			29	PCLK14SIO	30	PCLK33LPC
			31	Gnd	32	Gnd
			33	SMBDATA_RESUME	34	IPMB_DAT
			35	SMBCLK_RESUME	36	IPMB_CLK
			37	SALRT#_RESUME	38	IPMB_ALRT#
			39	Gnd	40	Gnd
			41	EXP_CLK100	42	EXP_RESET#
			43	EXP_CLK100#	44	ICH_WAKE#
			45	Gnd	46	Gnd
			47	C_PE_TXP4	48	C_PE_RXP4
			49	C_PE_TXN4	50	C_PE_RXN4
			51	Gnd	52	Gnd

P6	-	Impe	dance Connector (contin	nued)	
		Pin 53 55 57 59 61 63 65 67 69 71 73 75	Signal C_PE_TXP3 C_PE_TXN3 Gnd C_PE_TXP2 C_PE_TXP2 Gnd C_PE_TXP1 C_PE_TXN1 Gnd +3.3V +3.3V +3.3V	Pin 54 56 58 60 62 64 66 68 70 72 74 76	Signal C_PE_RXP3 C_PE_RXN3 Gnd C_PE_RXP2 C_PE_RXP2 Gnd C_PE_RXP1 C_PE_RXN1 Gnd +5V +5V +5V
P7	-	<b>Keyb</b> 5 pin	ooard Header single row header, Amp #	¢64045	6-5
		Pin 1 2 3 4 5	<u>Signal</u> Kbd Clock Kbd Data Key Kbd Gnd Kbd Power (+5V fused)	with s	elf-resetting fuse
P8	-	<b>PS/2</b> 6 pin	Mouse Header single row header, Amp #	ŧ64045	6-6
		Pin 1 2 3 4 5 6	Signal Ms Data Reserved Gnd Power (+5V fused) with Ms Clock Reserved	self-re	esetting fuse
	P6 P7 P8	P6 - P7 - P8 -	P6       -       Imperiation         53       55         57       59         61       63         65       67         69       71         73       75         P7       -       Keyb         5       pin         1       2         3       4         5       P8       -         P8       -       PS/2         6       6	P6Impedance Connector (contin $Pin$ Signal53 $C_PE_TXP3$ 55 $C_PE_TXN3$ 57Gnd59 $C_PE_TXP2$ 61 $C_PE_TXN2$ 63Gnd65 $C_PE_TXN1$ 69Gnd71+3.3V73+3.3V75+3.3V75+3.3VP7Keyboard Header5pin single row header, Amp # $Pin$ Signal1Kbd Clock2Kbd Data3Key4Kbd Gnd5Kbd Power (+5V fused)P8PS/2 Mouse Header 6 pin single row header, Amp # $Pin$ Signal1Ms Data2Reserved3Gnd4Power (+5V fused) with5Ms Clock6Reserved	P6       -       Impedance Connector (continued) $Pin$ Signal $Pin$ $53$ $C$ PE TXP3 $54$ $55$ $C$ PE TXN3 $56$ $57$ Gnd $58$ $59$ $C$ PE TXP2 $60$ $61$ $C$ PE TXP1 $66$ $67$ $C$ PE TXN1 $68$ $69$ Gnd $70$ $71$ $+3.3V$ $72$ $73$ $+3.3V$ $74$ $75$ $+3.3V$ $76$ P7       -       Keyboard Header $1$ Kbd Clock $2$ $2$ Kbd Bata $3$ $3$ Key $4$ $4$ Kbd Gnd $5$ $5$ Kbd Onse Header $6$ $6$ $76$ $76$ $76$ $76$ $76$ $76$

This page intentionally left blank.

DECLARAT	TION OF CE CONFORMITY						
APLICATION OF COUNCIL DIRECTIVE 89/336/EEC							
Standard( E EN55022: 2003 Cl Ir EN61000-4-2:2003, EN61000 EN61000	s) to which conformity is declared: missions Test Methods per lass A, EN61000-3-2 :2001, EN61000-3-3 :2002 nmunity Test Methods per D-4-3 :2004, EN61000-4-4 :2004, EN61000-4-5 :2004, D-4-6 :2003, EN61000-4-11 :2004						
Manufacture:	Trenton Technology, Inc 2350 Centennial Drive Gainesville, Georgia 30504-5700 USA Telephone: (770) 287-3100 Fax: (770) 287-3150						
Type of Equipment:	System Host Board 92-xx6490-xxx TML						
Model Name:	92-xx6490-xxx (TML)						
Tested By: USA	International Technology Company 9959 Calaveras Road, P.O. Box 543 Sunol, California 94586-0543						
	Fax: (952) 862-9013						
Director:	Mr. Michael Gbadebo, PE						
I, the undersigned, hereby decl Directive(s) and Standard(s) li	are that the specified equipment conforms to the sted above:						
Signature:	Charles B. Hinson						
Name (printed): Title: Date:	Charles B. Hinson Development Quality Assurance Manager June 23, 2006						
IKENION Technology Inc.         2350 Centennial Drive • Gainesvil         Sales: (800) 875-6031 • Phone: (	le, Georgia 30504 770) 287-3100 • Fax: (770) 287-3150						