

# Pulse Width Modulation

sT-Embed Training


Ric Kolk  
Altair Engineering  
[rkolk@altair.com](mailto:rkolk@altair.com)

# Topics:

- PWM & Duty Cycle
- ePWM Block – Modules
  - Time Base
  - Action Qualifier
  - Deadband
  - Event Time
- Solenoid Modeling, Simulation, Transfer Function Approximation, Processor in the Loop (PIL) Simulation (requires F28069M board to be attached)
- Motor Modeling, Dynamics, Time Constant
- Using the eCap block to record PWM Carrier Period and Frequency (Example requires the F28069M board to be attached)

# PWM Basic Terminology

The “ePWM” block (“Embedded/F280x”) produces two PWM signals (PWMA and PWMB). These control signals are always opposite each other; when one is high (On), the other is low (Off):



Three Important PWM Features:


$T_{pwm}$  = Carrier Period(sec)

$F_{pwm}$  = Carrier Frequency, Hz =  $\frac{1}{T_{pwm}}$

Duty Cycle =  $\frac{t_{On}}{T_{pwm}}$


# PWM Generation

In an embedded application, the target processor produces pulses from a Time Based Clock (TBCLK). The Time Based Clock can run at the CPU speed or a fraction of it. Pulses produced by the TBCLK are counted as they occur forming a staircase signal whose count value at any time is monitored by a Time Based Counter (TBCTR). When the TBCTR reaches a preset value named the Time Base Period (TBPRD), the counter resets itself to 0 and the staircase signal repeats. PWM signals are produced based when the TBCTR equals a Compare (CMP) value.



# PWM Count Mode, Period, and Frequency

Most target processors support three Count Modes; Up Count, Down Count, and Up/Down Count:



$T_{pwm}$  is the PWM Carrier Period (sec),  
 $F_{pwm}$  is the PWM Carrier Frequency (Hz).

$$T_{pwm} = (TBPRD + 1) * TBCLK$$

$$F_{pwm} = 1/T_{pwm}$$

Each step occurs at a clock tick.

Timer Period is the number of steps in one Carrier Period

$$T_{pwm} = (TBPRD + 1) * TBCLK$$

$$F_{pwm} = 1/T_{pwm}$$

$T_{pwm}$  is approx. twice the value for the Up/Down Count Mode compared with the Up or Down Count Modes

$$T_{pwm} = 2 * TBPRD * TBCLK$$

$$F_{pwm} = 1/T_{pwm}$$

## PWM Resolution

The resolution,  $n$ , of a PWM generator is equal to the number of Time Based pulses present in the PWM period expressed as a number of bits.

$$\text{Number of Time Base pulses per PWM period} = \frac{T_{pwm}}{TBCLK}$$

$$\text{Resolution expressed as a number of bits: } n = \log_2 \left( \frac{T_{pwm}}{TBCLK} \right)$$

For example, a 20kHz PWM signal is to be generated using an 80MHz CPU. The Time Based Clock (TBCLK) is set to 1/80Mhz and the resolution is calculated as:


$$\frac{T_{pwm}}{TBCLK} = \frac{1/20k}{1/80M} = 4000$$

$$n = \log_2(4000) = 11.96 = 12 \text{ bits}$$

The High Resolution Timer option, if available on your hardware, decreases the TBCLK to a value of 150e-12 seconds. This is particularly useful if your application requires a high PWM frequency (NOTE: 250kHz and greater is considered to be a high PWM frequency).

## sTE ePWM Block

The sTE ePWM block (below) is a two channel device. It has two Duty Cycle (DC) inputs and produces two PWM output signals and two Start of Conversion (SOC) signals. The channels are referred to as “A” and “B”. The DC inputs are fractions in 1.16 format. The PWM and SOC signals are sent directly to hardware pins. They are accessible to your sTE model using an “Extern Read” statement.



The ePWM block consists of four key Modules; (1) Time Based, (2) Action Qualifier, (3) Deadband, and (4) Event Timer. Each Module is described in this document.

# sTE PWM Block – Module Properties

The sTE ePWM block (“Embedded/Piccolo/ePWM”) property window is used to configure the PWM Modules.

The screenshot shows the '280x ePWM Properties' dialog box. Red boxes and arrows highlight specific sections, which are labeled with text on the left. On the right, additional labels point to specific settings.

- Time Base Module:** Define the type of count and Period. This points to the 'Time Base' section, which includes 'Rate Scaling' (None), 'Count Mode' (Up/Down), 'Timer Period' (8000), and '5kHz'.
- Action Qualifier Module:** Define when the PWM cycles and the PWM output Pin. This points to the 'Action Qualifier' section, which includes 'EPWMA' and 'EPWMB' settings.
- Deadband Module:** Define deadband to prevent “shoot-through” and polarity. This points to the 'Deadband' section, which includes 'Delay Mode' (Disabled), 'Polarity' (No Inversion), and 'Input Select' (DbA in = PWMA, DbB in = PWMA).
- Event Time Module:** Define the SOC signals. This points to the 'Event Time' section, which includes 'Send Start ADC Conversion Pulse A (SOCA)' and 'Send Start ADC Conversion Pulse B (SOCB)'.
- PWM Output Registers:** This points to the 'GPIO Pin' dropdown menu in the 'Action Qualifier' section, which is set to 'GPIO0'.
- SOC Outputs:** This points to the 'Send Start ADC Conversion Pulse A (SOCA)' and 'Send Start ADC Conversion Pulse B (SOCB)' settings, which are set to 'CTR = PRD' and '/1'.

The dialog box also includes sections for 'Fault Handling' and 'External TZx Fault Source'.



# sTE ePWM – Basic Time Base Module Configuration:

The basic “Time Base” Module features of the ePWM (“Embedded/F280x”) block are located in the “Time Base” frame of the ePWM properties window.

User select: Set the TBPRD = # clock ticks per PWM period.

Sets the TBCLK = 150e-12 seconds (approximately) for high frequency PWM applications (typically > 250kHz)

Sets the TBCLK = k/CPU clock speed (Hz), where k is selected from the dropdown menu. Note: “None” means k=1.

3 Count Modes:

Explained on the next slide

sTE calculates the PWM Carrier frequency (Fpwm) based on the Timer Period, Count Mode, and Rate Scaling.

The screenshot shows the 'Time Base' configuration window for the sTE ePWM block. The window includes the following settings and options:

- PWM Unit:** 1
- Use High Res Timer:** ☐
- Time Base Rate Scaling:** None
- Count Mode:** Up/Down
- Timer Period:** 8000
- Frequency:** 5kHz
- Change Period Dynamically:** ☐
- TBCTR=TBPHS on SYNCI pulse:** ☐
- Change Phase Dynamically:** ☐
- TBPHS (phase):** 0
- EPWMSYNCl pin:** GPIO6
- EPWMSYNCO pin:** Unused
- CMPA Load On:** CTR = Zero
- CMPB Load On:** CTR = Zero


Three timing diagrams are shown to the right of the configuration window, illustrating different count modes:

- Mode 1:** A single upward ramp from 0 to 4, labeled 'TRPM'.
- Mode 2:** A single downward ramp from 4 to 0, labeled 'PRD'.
- Mode 3:** A full cycle showing an upward ramp from 0 to 4 followed by a downward ramp from 4 to 0, labeled 'TRPM' and 'PRD'.

## Change Period Dynamically Option

In some situations it is not possible to create the desired PWM Carrier Frequency from the integer “Timer Period”. Suppose we wanted to create a PWM signal with a minimum 25nsec ON time and 475nsec OFF time. The “Count Mode” is set to “Up/Down”. The CPU Speed is 90MHz and the TBCLK = 1/90MHz.

Based on the ON and OFF times selected, the PWM Period is calculated as 500nsec and the PWM Carrier Frequency is calculated as  $1/500\text{nsec} = 2\text{MHz}$ .




The screenshot shows a configuration window with the following fields: 'Time Base' (dropdown), 'Rate Scaling' (dropdown set to 'None'), 'Count Mode' (dropdown set to 'Up/Down'), 'Timer Period' (text input set to 22, circled in red), '2.04545MHz' (displayed frequency), and a checkbox labeled 'Change Period Dynamically' which is currently unchecked.

Since the “Timer Period” MUST be an integer value, it is not possible to achieve the desired 2MHz PWM Carrier Frequency. (Here the best we can do is set “Timer Period” = 2 to achieve 2.04545MHz)

To solve this problem, select the “Change Period Dynamically” option which adds a “Period(1,16)” input pin to the PWM block. This pin accepts a user defined “Fractional Period Multiplier” constant that is calculated as follows:

Experiment with the “Timer Period” value until you obtain a value that produces a PWM Carrier Frequency,  $F$ , such that  $F/2\text{MHz}$  is a rational fraction between 0 and 1 (Note: 2MHz is the desired PWM Carrier Frequency). The “Fractional Period Multiplier” is set to this rational fraction.



The screenshot shows the same configuration window as before, but with the 'Timer Period' set to 200 (circled in red) and the 'Change Period Dynamically' checkbox checked. The displayed frequency is now 225kHz (also circled in red).

After some experimentation adjusting the “Timer Period” value, we select a value of 200 which produces a PWM Carrier Frequency of 225kHz. Since  $225\text{k}/2\text{M} = .1125$  is a rational fraction between 0 and 1, we will use this “Timer Period” value and a “Fractional Period Multiplier” set to .1125 to achieve the 2MHz PWM Carrier Frequency.

# PWM Frequency Selection Issues:

Interference with Mechanical System Frequency: Generally dominant mechanical frequencies are in the 200Hz or less range. PWM frequency should be selected at least 10x the dominant mechanical frequency. This is normally not a limiting factor.

Power Loss: In a motor, torque is proportional to the average current. Consider a motor with a torque constant  $k$  driven by a constant current source,  $I_{const}$  and by a PWM current source that ranges from 0 to  $I_{peak}$  and has a Duty Cycle,  $DC$ . To achieve the same torque, the following is true:

$$T = k \times I_{const} = k \times DC \times I_{peak}$$

$$I_{peak} = \frac{1}{DC} \times I_{const}$$

$$P = (I_{peak} \times DC)^2 \times R$$

→ The PWM driven motor requires more current than the constant current motor to develop the same torque.

Heat: In a motor winding there is always a small resistance,  $R$ . As current is passed through the winding resistance,  $I_{RMS}^2 R$  watts of energy is transferred from electrical to heat energy. For a PWM current signal with a period,  $T$ , on-time,  $tOn$ , Duty Cycle,  $DC$ , and ranging from 0 to  $I_{peak}$ , the  $I_{RMS}$  value is calculated as:

$$I_{RMS} = \sqrt{\frac{1}{T} \int_0^{tOn} I_{peak}^2 d\tau} \rightarrow i_{RMS}^2 = \frac{1}{T} I_{peak}^2 t \Big|_0^{tOn} = I_{peak}^2 \frac{tOn}{T} \rightarrow I_{RMS} = I_{peak} \sqrt{\frac{tOn}{T}}$$

$$I_{RMS} = I_{peak} DC$$

## PWM Frequency Selection Issues:

For a 0 to  $I_{peak}$  PWM signal, power loss through a resistor, R, is calculated as:  $P = I_{peak}^2 \times DC \times R$

For a constant current signal of value  $DC \times I_{peak}$ , power loss through R is:  $P = (I_{peak} \times DC)^2 \times R$



As DC decreases, more and more power is lost through the resistance to heat when using a PWM signal compared to a constant signal of the same average value.

Switching Losses: An ideal switch is either fully on or off which means it never dissipates any power. Real switches don't switch instantaneously, they have a transition time during which they dissipate power. The transition time is usually fixed per edge. For example, using a switch that requires a 1 microsecond transition time in a 25kHz PWM (40 microsecond period) means that the transition time is 1/40 of the total. If the PWM frequency were increased to 250kHz (4 microseconds), this ratio would increase to 1/4 which would significantly and adversely affect performance.

Vibration and Noise: An electric motor uses wire coils to produce magnetic force. Every length of wire in the motor undergoes lateral movement proportional to the current being passed through it. When the current is cycled, i.e. a PWM signal, the movement becomes a regular vibration audible to the human ear. Since the range of human hearing is generally considered to be 20Hz to 20kHz, PWM frequency is often selected to be 20kHz or greater to eliminate audible noise being produced.

Resolution: Normally a resolution of 10 bits ( $1/1024 = .001$ ) is adequate. Based on your CPU speed and PWM period, confirm your resolution is adequate. If not consider using the "High Resolution Timer", adjusting the PWM period, overclocking, or moving to a faster CPU.

# Advanced Time Base Module Configuration:

The advanced “Time Base” Module features of the ePWM (“Embedded/F280x”) block are located in the “Time Base” frame of the ePWM properties window

The screenshot shows the 'Time Base' configuration window. It includes fields for 'Rate Scaling' (set to 'None'), 'Count Mode' (set to 'Up/Down'), 'Timer Period' (8000), and 'Frequency' (5kHz). There is a checkbox for 'Change Period Dynamically'. Below these are two checkboxes: 'TBCTR=TBPHS on SYNC1 pulse' and 'Change Phase Dynamically'. The 'TBPHS (phase)' field is set to 0. Further down are 'EPWMSYNCO' and 'EPWMSYNCO pin' (set to 'Unused'). At the bottom, 'CMPA Load On' and 'CMPB Load On' are both set to 'CTR = Zero'. Red boxes highlight the 'TBCTR=TBPHS on SYNC1 pulse' checkbox, the 'TBPHS (phase)' field, the 'Change Phase Dynamically' checkbox, and the 'CMPA Load On' and 'CMPB Load On' dropdowns.

Specify the condition when to load the CMPA and CMPB values. Choices are [Zero, Period, Period or Zero, and Immediate]. Normally “Zero” is selected.


TBPHS: is a count offset value (to produce a phase shift)

TBCTR = TBPHS on SYNC1 pulse: When checked, the TBPHS count offset value is added to TBCTR when a SYNC1 pulse occurs.

Change Phase Dynamically: Adds an input pin to the PWM block which accepts a fractional value that is multiplied by the “Timer Period” and assigned to “TBPHS”.

# Advanced Time Base Module Configuration - Synchronization:

The operation of PWM modules can be synchronized to operate as a single system when needed using hardware pins named EPWMSYNCI (input) and EPWMSYNCO (output).



There are 4 selectable synchronizing actions that can be applied to the EPWMSYNCO output signal:

EPWMSYNCI: This sets EPWMSYNCO = EPWMSYNCI

TBCTR = zero: This sets EPWMSYNCO = 1 when the TBCTR (time based counter) = 0

TBCTR = CMPB: This sets EPWMSYNCO = 1 when the TBCTR = CMPB

None: This sets EPWMSYNCO = 0 always

# sTE PWM – Time Base Setup Example 1

Example 1:

Setup the PWM to produce a 10kHz carrier frequency with “Count Mode” set to “Up”. The CPU Speed is 80MHz.

The screenshot shows the 'Time Base' configuration window. It includes the following settings:

- Rate Scaling: None
- Count Mode: Up
- Timer Period: 8000 (with a 10kHz frequency indicator and a 'Change Period Dynamically' checkbox)
- ☐ TBCTR=TBPHS on SYNCI pulse
- TBPHS (phase): 0
- ☐ Change Phase Dynamically
- EPWMSYNCO: EPWMSYNCO
- EPWMSYNCO pin: Unused
- CMPA Load On: CTR = Zero
- CMPB Load On: CTR = Zero

Step 1: Experiment with “Timer Period” until 10kHz Carrier Frequency is obtained.

NOTE: CPU Speed = Timer Period \* Carrier Frequency


NOTE: there are 8000 discrete levels of duty cycle in this configuration

## sTE PWM – Time Base Setup Example 2 (1/3)

Example 2:

Setup the PWM to produce a 25nsec ON and 475nsec OFF signal with “Count Mode” set to “Up/Down”. The CPU Speed is 90MHz. Based on the ON and OFF times provided, the Carrier Period is calculated as 500nsec OR equivalently, the Carrier Frequency is 2MHz.

“Timer Period” MUST be an integer value, we cannot achieve the desired 2MHz Carrier Frequency.




Time Base  
Rate Scaling:  Count Mode:   
Timer Period:  2.04545MHz ☐ Change Period Dynamically  
☐ TBCTR=TBPHS on SYNCI pulse TBPHS (phase):   
☐ Change Phase Dynamically EPWMSYNCO pin:   
EPWMSYNCO:  EPWMSYNCO pin:   
CMPA Load On:  CMPB Load On:

To solve this problem, use the “Change Period Dynamically” option which allows you to define a “Fractional Period Multiplier” and send to the “ePWM” block through the “Period” input pin.

Operation:

$$\text{New Carrier Frequency} = \frac{\text{Carrier Frequency}}{\text{Fractional Period Multiplier}}$$

$$= \text{New Timer Period} = \text{Timer Period} * \text{Fractional Period Multiplier}$$



Time Base  
Rate Scaling:  Count Mode:   
Timer Period:  225kHz ☒ Change Period Dynamically  
☐ TBCTR=TBPHS on SYNCI pulse TBPHS (phase):   
☐ Change Phase Dynamically EPWMSYNCO pin:   
EPWMSYNCO:  EPWMSYNCO pin:   
CMPA Load On:  CMPB Load On:

Setting the “Fractional Period Multiplier” = .1125, these settings become:

$$\text{New Carrier Frequency} = 225\text{kHz} / .1125 = 2\text{MHz}$$


$$\text{New Timer Period} = 200 * .1125 = 22.5$$



## sTE PWM – Time Base Setup Example 2 (2/3)

sTE model using the F28069M LaunchPad running at 90MHz. PWM setup for a Carrier Frequency = 2MHz using Up/Down Counter.

Source Model:





PWM Setup:

Source Model

# sTE PWM – Time Base Setup Example 2 (3/3)


Debug Model:

Simulation Setup:  
TimeStep = .01 seconds  
End = 20 seconds



Sample Rate = 225kHz

NOTE: the actual sample rate is  $225\text{kHz} / 1.125 = 2\text{MHz}$



Plot x-Range Calculation:  
200 points are recorded in the buffer.  
PWM frequency = 2MHz = 500nsec  
Fractional Period Multiplier = .1125  
 $x\text{Max} = 200 * 500\text{e-}9 * .1125 = 1.125\text{e-}5$  seconds


Debug Model

# PWM Events & Actions

The Duty Cycle input value is converted to a CMP value.

As the TBCTR pulse counter increments from 0 to TBPRD, it passes through the CMP value.

Similarly, when the TBCTR is reset to 0, it also passes through the CMP value. These four Events, Z, Up, Down, and Period are shown (right):



At each Event, any of four Actions can be performed. These actions provide a means to define the PWM edges:

X = Do Nothing

0 = Force the PWM value to 0 (Off Value)


1 = Force the PWM value to 1 (On Value)

T = Toggle the PWM value




if the PWM value = 1, Toggle will set it = 0 and if the PWM value = 0, Toggle will set it = 1

## sTE ePWM – Action Qualifier Module

The “Action Qualifier” Module features (Events, Actions, and PWMA and PWMB output pins) are configured “Action Qualifier” frame of the ePWM properties window.




# PWM Examples




# PWM Deadband

An H bridge is an electronic circuit consisting of 4 switches. One use of an H bridge is to provide bidirectional rotation control of a DC motor.


When switches S1 and S4 are closed (and S2 and S3 are open) a positive voltage is applied across the motor (M) causing it to rotate in one direction. Closing S3 and S2 and opening S1 and S4 reverses the voltage polarity across the motor causing it to operate in the reverse direction.



The four switches are controlled by a complimentary pair of PWM signals, PWMA and PWMB. PWMA controls S1 and S4 and PWMB controls S2 and S3. An ideal pair of PWM control signals is shown to the right:




Ideal switches require 0 time to switch between states (Open and Closed). If the switches are ideal, two current flow patterns are possible:



# PWM Deadband – Shoot Through

Real switches (Thyristors, FET's, ...) do not behave in an ideal manner. They have a finite “turn On” and “turn Off” switch transition time which, in general, are not equal. When these switches are used in an H bridge under PWM control, these transition times can cause a catastrophic failure of the switches called “Shoot Through”. For example, a thyristor application may have a “turn On” = .2 milliseconds and “turn Off” = 2.8 milliseconds.

In the following sequence of switch conditions, PWMA transitions from ON (Closed) to OFF (Open) and PWMB from OFF to ON. The sequence uses non-ideal switches, each with a “turn Off” time > “turn On” time.



PWMA commanded S1 and S4 to Open but due to their longer switch “turn Off” times, they remain closed while S3 (commanded by PWMB) closes because of its shorter “turn On” time\*.


PWM signal generators have a feature called “Deadband” which provides a method for independently adding delay to the PWMA and PWMB edges (both rising and falling edges) to accommodate switch transition times and prevent a Shoot Through situation from occurring.

\* S2 was excluded in this explanation for clarity, it too could be in a closed state.

## sTE ePWM – Deadband Module

The “Deadband” Module allows delays to be added to rising and/or falling edges of the PWM signals.

The input signals to the “Deadband” module are the PWMA and PWMB output signals from the “Action Qualifier” module. Internally, the “Deadband” module creates the signals “DbA” and “DbB” for channel A and B based on the “Input Select” settings. The “Delay Mode” and “Polarity” settings are then applied to the “DbA” and “DbB” signals to produce the PWMA and PWMB output signals (below):



The “Deadband” Module of the ePWM (“Embedded/F280x”) block is located in the “Deadband” frame of the ePWM properties window.

Deadband:		
Delay Mode:	Disabled	
Polarity:	No Inversion	
Input Select:	DbA in = PWMA, DbB in = PWMA	
Rising Edge Delay (0-1023):	0	Falling Edge Delay (0-1023): 0



# sTE ePWM – Deadband Module

**Input Select:** Specifies the PWM source signals to be used for ChA and ChB deadband operations. These signals are named “DbA” and “DbB”. Four configuration options are available

Input Select:

DbA in = PWMA, DbB in = PWMA
DbA in = PWMA, DbB in = PWMA
DbA in = PWMB, DbB in = PWMA
DbA in = PWMA, DbB in = PWMB
DbA in = PWMB, DbB in = PWMB

- PWMA In is the source for both falling-edge and rising-edge delay. This is the default mode.
- PWMA In is the source for falling-edge delay, PWMB In is the source for rising-edge delay.
- PWMA In is the source for rising edge delay, PWMB In is the source for falling-edge delay.
- PWMB In is the source for both falling-edge and rising-edge delay.

**Delay Mode:** Specifies the PWM Deadband mode to be used for Deadband operations, there are four options:

Delay Mode:

Rising Edge Delay on DbAin only
Disabled
Rising Edge Delay on DbAin only
Falling Edge Delay on DbBin only
Rising Edge Delay on DbAin&Falling Edge Delay on DbBin

- Off
- Deadband is applied to PWMA rising edge
- Deadband is applied to PWMB falling edge
- Deadband is applied to PWMA rising edge and PWMB falling edge

**Polarity:** The polarity control allows you to specify whether the rising-edge delayed signal and/or the falling-edge delayed signal is to be inverted before being sent out of the Deadband module. There are four options

Polarity:


No Inversion
No Inversion
Invert Rising Edge Delay on A
Invert Falling Edge Delay on B
Invert Rising Edge Delay on A & Falling Edge Delay on B

- Off
- Invert rising edge delay on PWMA
- Invert falling edge delay on PWMB
- Invert rising edge delay on PWMA and invert falling edge delay on PWMB

# sTE ePWM – Deadband Module Examples


Example 1:

Deadband:  
Delay Mode:   
Polarity:   
Input Select:   
Rising Edge Delay (0-1023):  Falling Edge Delay (0-1023):



Example 2:


Deadband:  
Delay Mode:   
Polarity:   
Input Select:   
Rising Edge Delay (0-1023):  Falling Edge Delay (0-1023):



# sTE ePWM – Deadband Module Examples


Example 3:

Deadband:  
Delay Mode:   
Polarity:   
Input Select:   
Rising Edge Delay (0-1023):  Falling Edge Delay (0-1023):



Example 4:

Deadband:  
Delay Mode:   
Polarity:   
Input Select:   
Rising Edge Delay (0-1023):  Falling Edge Delay (0-1023):




## sT-Embed ePWM – Event Time Module


# sT-Embed ePWM – Fault Handling

# PWM Example – Solenoid Control

Solenoid Model (Top Level):




Solenoid Model (Details):



# PWM Example – Solenoid Simulated Response

Solenoid Model Simulation Response:



Vin = 5 volts applied at 0.2 seconds

fLoad = 10 Newtons applied at 0.5 seconds and removed at 0.7 seconds

Simulation Update Time = 1e-5 seconds


[Solenoid Model](#)

# PWM Example – Solenoid PWM Generator

PWM Model (Top Level):




PWM Model (Details):





# PWM Example – Solenoid PWM Generator Simulation

PWM Model Simulation Results:



PWM Carrier Frequency = 10kHz


Duty Cycle Slider swept from .8 to .15 during the .002 second simulation

Simulation Update Time = 1e-5 seconds

[PWM Generator Model](#)

# PWM Example – Solenoid w/PWM Control Simulation

Solenoid w/PWM Control Simulation Results:



PWM Carrier Frequency = 10kHz


Duty Cycle Slider swept randomly between 0 and 1 during the 10 second simulation

Simulation Update Time = 1e-5 seconds

[Solenoid Model with PWM Control](#)

# PWM Example – Solenoid Approximate Transfer Function

## Solenoid Approximate Fixed Point Transfer Function



Vin = 5 volts


Fload = 0 Newtons

Simulation Update Time = 1e-5 seconds


[Solenoid Approximate Transfer Function Model](#)

# PWM Example – Solenoid PIL – Source Model

PIL Source Model (Top Level):



PIL Source Model (Details):



Simulation Update Time = 1e-5 seconds

[PWM Driving Solenoid TF Source Model](#)

# PWM Example – Solenoid PIL PWM Configuration

## PWM Configuration


The screenshot shows the '280x ePWM Properties' dialog box. Key configurations include:

- PWM Unit:** 1
- Time Base:** Rate Scaling: None, Count Mode: Up/Down
- Timer Period:** 4000, 10kHz
- EPWMSYNCO:** TBCTR = zero
- EPWMSYNCO pin:** GPIO6
- EPWMSYNCO pin:** Unused
- EPWMSYNCO pin:** CTR = Zero
- EPWMSYNCO pin:** CTR = Zero
- Action Qualifier:** EPWMA: Z (X), up (0), down (1), CMPA (X), up (X), down (X), P (X), GPIO Pin (GPIO0). EPWMB: Z (X), up (X), down (X), CMPA (1), up (0), down (X), P (X), GPIO Pin (GPIO1).
- Deadband:** Delay Mode: Rising Edge Delay on DbAin&Falling Edge Delay on DbBin, Polarity: Invert Falling Edge Delay on B, Input Select: DbA in = PWMA, DbB in = PWMA.
- Rising Edge Delay (0-1023):** 100, **Falling Edge Delay (0-1023):** 100
- Send Start ADC Conversion Pulse A (SOCA):** CTR = PRD, /1
- Send Start ADC Conversion Pulse B (SOCB):** DCBEVT1, /1
- Fault Handling:** EPWMA output on fault: High impedance, EPWMB output on fault: High impedance, Add Enable Pin (0 value forces Fault).
- External TZx Fault Source:** 1, 2, 3, 4, 5, 6, DCA, DCB
- Autoreset TZx Fault Source:** 1, 2, 3, 4, 5, 6, DCA, DCB
- TZ1:** GPIO12, **TZ2:** GPIO13, **TZ3:** GPIO14
- TZ4:**, **TZ5:**, **TZ6:**

Carrier Frequency = 10kHz  
 GPIO0 = PWM 1A output  
 GPIO1 = PWM 1B output

# PWM Example – Solenoid PIL – Debug Model

PIL Debug Model (Top Level):



Simulation Update Time = .01 seconds

[PWM Driving Solenoid TF Debug Model](#)

# PWM Example – Solenoid PIL – Debug Model

PIL Debug Model (Details):

Simulation Update Time = .01 seconds


[PWM Driving Solenoid TF Source Model](#)

# PWM Example – Motor Control

It is important to understand how the PWM Carrier Period (and Frequency) is selected.

To do this we will create a basic motor model, identify its fundamental time constant, and then select the PWM Carrier Period short enough to produce an acceptable level of motor velocity fluctuation.

Basic Motor Model:




Where:

V1 = Input Voltage  
 R = Motor armature resistance  
 L = Motor armature inductance  
 Vb = Back EMF voltage  
 Kb = Back EMF Constant

Te = Electromagnetic Torque  
 Tload = Load Torque  
 J = Motor Inertia  
 B = Motor Friction  
 w = Motor mechanical speed  
 Kt = Torque Constant

The equivalent motor block diagram becomes:





# Motor Dynamics – Electrical Time Constant

Using the following example values;

$$R = 10 \Omega$$

$$J = .02 \text{ kg} \cdot \text{m}^2$$

$$L = 1 \text{ mH}$$

$$B = .01 \frac{\text{N} \cdot \text{m} \cdot \text{s}}{\text{rad}}$$

$$K_t = 1 \frac{\text{N} \cdot \text{m}}{\text{amp}}$$

$$K_b = 1 \frac{\text{volt} \cdot \text{s}}{\text{rad}}$$

The Electrical Time Constant is calculated as:  $\tau_e = \frac{L}{R} = .0001 \text{ sec}$


To calculate the Mechanical Time Constant, the following simplifications are applied;

Tload = 0 (no load torque)

Motor friction, B = 0

And the electrical dynamics are replaced by their dc-value;  $\left. \frac{1}{Ls + R} \right|_{s \rightarrow 0} = \frac{1}{R}$

Applying these assumptions, the motor model block diagram simplifies to:



# Motor Dynamics – Mechanical Time Constant

The closed loop transfer function of the simplified motor model is calculated as:  $\frac{w}{V1} = \frac{Kt}{RJ s + Kt \cdot Kb}$

And the Mechanical Time Constant is calculated as:  $\tau_m = \frac{RJ}{Kt \cdot Kb} = .2 \text{ sec}$

In successful applications, the Mechanical Time Constant should be the fundamental (or dominant) time constant, typically 100 to 1000 times slower than the electrical time constant.

## PWM Carrier Period & Frequency

The PWM Carrier Period,  $T_{pwm}$ , and Frequency,  $F_{pwm}$ , is calculated to produce an acceptable value of motor velocity fluctuation.

As an example, assume that a 0.05% velocity fluctuation is the goal.

If the initial motor velocity,  $w(0) = 1$ , and the dominant time constant of the motor = mechanical time constant is 0.2 seconds,

Then the problem is that of solving the mechanical time constant for the  $T_{pwm}$  (PWM Carrier Period):

$$e^{-T_{pwm}/\tau_m} = .9995$$

$$T_{pwm} = -\tau_m \ln(.9995) = .0001 \text{sec}$$


$$F_{pwm} = 1/T_{pwm} = 10 \text{KHz.}$$

The typical range for the PWM Carrier Frequency is  $10 \text{KHz} \leq F_{pwm} \leq 40 \text{KHz}$ . Using frequencies less than 10KHz result in unacceptable motor velocity ripple and values greater than 40KHz tend to increase the transistor switching frequency (in the H Bridge) to a level that causes them to heat up and prematurely fail.

# Motor Speed Response to PWM


This example illustrates the response of a motor transfer function model to a PWM signal implemented on the F28069M LaunchPad target. Values from the previous “Motor Dynamics” example are used.

The motor model is defined as a unity gain first order transfer function with a mechanical dominant time constant = .2 seconds (right)



The PWM Carrier Frequency is set to 10KHz. Using the following settings:

F28x Properties: CPU Speed (MHz) = 80MHz




ePWM Properties:  
Rate Scaling = 1/2  
Count Mode = up/down  
Timer Period = 2000

if counting “up” and TBCTRA goes thru CMPA, set EPWMA = 0  
if counting “down” and TBCTRA goes thru CMPA, set EPWMA = 1

if counting “up” and TBCTRB goes thru CMPB, set EPWMB = 1  
if counting “down” and TBCTRB goes thru CMPB, set EPWMB = 0

Rising and Falling edge deadbands (time delays) normally set to the same value (units are ticks)





Since the PWM Carrier Frequency is 10KHz, the target model update frequency is selected to be 20 times faster (200KHz), this is equivalent to a target update time = 1/200KHz = 5e-6 sec.


# Motor Speed Response – Motor Model

The motor model transfer function is converted to a fixed point discrete transfer function, format 4.32, using an update time = 5e-6 sec (right)

The motor model transfer function receives the PWMA signal from GPIO0 (below) NOTE: PWMB is not used in this example.



Monitor Buffers are used to record 100 elements of PWM data (into Monitor Buffer 0) and Motor speed (into Monitor Buffer 1) – (below):




[View source model in sT-Embed](#)


The trigger signal “:trig” is pulsed every time a PWM cycle begins (10KHz)

# Motor Speed Response – Source Model

The completed Source model becomes (right):





The source model is captured in a compound block named “ePWM” (below):



Format 1.16 required as the duty cycle command value for the ePWM block

C Code is generated for “ePWM” and compiled into “MotorRippleDueToPWMCarrierFrequency.out” by applying the “Code Gen...” option under the “Tools” menu.


The Debug model is created from the Source model by replacing the “ePWM” compound block with a “TargetInterface” block configured to read the “.out” file produced by the Source model. The “TargetInterface” is configured to execute at a “Sample Rate (Hz):” = 200KHz rate (right):



# Motor Speed Response – Debug Model

The sT-Embed Debug model, which includes the “TargetInterface” block, is configured to execute at a 0.01 second update time allowing the JTAG interface adequate time to transfer the Monitor Buffer contents.

The completed Debug model and results showing the PWM signal and the motor speed buffers are presented below:



Fixed Point motor model transfer function % CPU utilization.


NOTE: this model would not execute at the 200KHz rate if Fixed Point were NOT used.

NOTE: Debug model settings: dt = 0.01 seconds, "End(sec)" = 25; "Run in Real Time" checked, "Auto Restart" checked, and "Retain State" checked.

[View debug model in sT-Embed](#)

# Motor Speed Response – Speed Jitter Results

The Debug model was allowed to restart several times with the “MotorSpeed\*” fixed at .795 to determine if the Motor Speed Jitter was within the +/- 0.0005 unit limits (below, right)



Motor Speed response to PWM is within the +/- 0.0005 unit limits


[View debug model in sT-Embed](#)



## Record ePWM timing using eCap Block (1/5)






The “eCap” block (Embedded/Piccolo/eCap) provides the ability to record the “on” and “off” times of PWM signals. Let’s create a sT-Embed model that outputs a PWM signal on GPIO0 and an “eCap” block that records the “on” time and “period” of the PWM signal for display.

The following model is constructed. We have also included a “Monitor Buffer” to display the PWM waveform in a “plot” block



# Record ePWM timing using eCap Block (2/5)


The “PWM” and “eCap” blocks are configured as follows:



PWM output (channel A) set to GPIO0

## Record ePWM timing using eCap Block (3/5)

The “eCap” block is configured to output the values of the first 2 events. The following figure illustrates how the event values are calculated.



## Record ePWM timing using eCap Block (4/5)

For the “eCap” block to operate, we need to jumper the pins that correspond to GPIO0 and GPIO5. The pin definitions for the F28069M LaunchPad are presented below.


Table 2. F28069M LaunchPad Pin Out and Pin Mux Options - J1, J3

Mux Value				J1 Pin	J3 Pin	Mux Value			
3	2	1	0			0	1	2	3
			+3.3V	1	21	+5V			
			ADCINA6	2	22	GND			
			J1.3	3	23	ADCINA7			
			J1.4	4	24	ADCINB1			
SPISIMOB	SCITXDA	TZ1	GPIO12	5	25	ADCINA2			
			ADCINB6	6	26	ADCINB2			
XCLKOUT	SCITXDB	SPICLKA	GPIO18	7	27	ADCINA0			
SCITXDB	MCLKXA	EGEP1S	GPIO22	8	28	ADCINB0			
ADCSOCBO	EPWMSYNCO	SCLA	GPIO33	9	29	ADCINA1			
ADCSOCAO	EPWMSYNCO	SDAA	GPIO32	10	30	NC			

Table 3. F28069M LaunchPad Pin Out and Pin Mux Options - J4, J2


Mux Value				J4 Pin	J2 Pin	Mux Value			
3	2	1	0			0	1	2	3
Rsvd	Rsvd	EPWM1A	GPIO0	40	20	GND			
COMP1OUT	Rsvd	EPWM1B	GPIO1	39	19	GPIO19	SPISTEA	SCIRXDB	ECAP1
Rsvd	Rsvd	EPWM2A	GPIO2	38	18	GPIO44	MFSRA	SCIRXDB	EPWM7B
COMP2OUT	SPISOMIA	EPWM2B	GPIO3	37	17	NC			
Rsvd	Rsvd	EPWM3A	GPIO4	36	16	RESET#			
ECAP1	SPISIMOA	EPWM3B	GPIO5	35	15	GPIO16	SPISIMOA	Rsvd	TZ2
SPISOMIB	Rsvd	TZ2	GPIO13	34	14	GPIO17	SPISOMIA	Rsvd	TZ3
		NC	33	13	GPIO50	EGEP1A	MDXA	TZ1	
		DAC1	32	12	GPIO51	EGEP1B	MDRA	TZ2	
		DAC2	31	11	GPIO55	SPISOMIA	EGEP2A	HRCAP1	

The jumper is positioned as show to the right connecting pins 35 (GPIO5) and 40 (GPIO0)



# Record ePWM timing using eCap Block (5/5)

Results are shown below:



[View source model in sT-Embed](#)

[View debug model in sT-Embed](#)

# Record ePWM timing using eCap Block (4/5)

For the “eCap” block to operate, we need to jumper the pins that correspond to GPIO0 and GPIO5. The pin definitions for the F28069M LaunchPad are presented below.


Table 2. F28069M LaunchPad Pin Out and Pin Mux Options - J1, J3

Mux Value				J1 Pin	J3 Pin	Mux Value			
3	2	1	0			0	1	2	3
			+3.3V	1	21	+5V			
			ADCINA6	2	22	GND			
			J1.3	3	23	ADCINA7			
			J1.4	4	24	ADCINB1			
SPISIMOB	SCITXDA	TZ1	GPIO12	5	25	ADCINA2			
			ADCINB6	6	26	ADCINB2			
XCLKOUT	SCITXDB	SPICLKA	GPIO18	7	27	ADCINA0			
SCITXDB	MCLKXA	EGEP1S	GPIO22	8	28	ADCINB0			
ADCSOCBO	EPWMSYNCO	SCLA	GPIO33	9	29	ADCINA1			
ADCSOCAO	EPWMSYNCI	SDAA	GPIO32	10	30	NC			

Table 3. F28069M LaunchPad Pin Out and Pin Mux Options - J4, J2

Mux Value				J4 Pin	J2 Pin	Mux Value			
3	2	1	0			0	1	2	3
Rsvd	Rsvd	EPWM1A	GPIO0	40	20	GND			
COMP1OUT	Rsvd	EPWM1B	GPIO1	39	19	GPIO19	SPISTEA	SCIRXDB	ECAP1
Rsvd	Rsvd	EPWM2A	GPIO2	38	18	GPIO44	MFSRA	SCIRXDB	EPWM7B
COMP2OUT	SPISOMIA	EPWM2B	GPIO3	37	17	NC			
Rsvd	Rsvd	EPWM3A	GPIO4	36	16	RESET#			
ECAP1	SPISIMOA	EPWM3B	GPIO5	35	15	GPIO16	SPISIMOA	Rsvd	TZ2
SPISOMIB	Rsvd	TZ2	GPIO13	34	14	GPIO17	SPISOMIA	Rsvd	TZ3
		NC	33	13	GPIO50	EGEP1A	MDXA	TZ1	
		DAC1	32	12	GPIO51	EGEP1B	MDRA	TZ2	
		DAC2	31	11	GPIO55	SPISOMIA	EGEP2A	HRCAP1	

The jumper is positioned as show to the right connecting pins 35 (GPIO5) and 40 (GPIO0)



# Pin Out definitions for F28069 ControlStick



Using the PWM and “eCap” settings from the previous example, the jumper settings for the F28069 ControlStick positioned as show to the right connecting pins 15 (GPIO5) and 17 (GPIO0)

F28069 USB controlSTICK PIN-OUT TABLE

<b>1</b> ADC-A6 COMP3 (+VE)	<b>2</b> ADC-A2 COMP1 (+VE)	<b>3</b> ADC-A0	<b>4</b> 3V3
<b>5</b> ADC-A4 COMP2 (+VE)	<b>6</b> ADC-B1	<b>7</b> EPWM-4B GPIO-07	<b>8</b> TZ1 GPIO-12
<b>9</b> SCL-A GPIO-33	<b>10</b> ADC-B6 COMP3 (-VE)	<b>11</b> EPWM-4A GPIO-06	<b>12</b> ADC-A1
<b>13</b> SDA-A GPIO-32	<b>14</b> ADC-B0	<b>15</b> EPWM-3B GPIO-05	<b>16</b> 5V0 (Disabled by Default)
<b>17</b> EPWM-1A GPIO-00	<b>18</b> ADC-B4 COMP2 (-VE)	<b>19</b> EPWM-3A GPIO-04	<b>20</b> SPISOMI-A GPIO-17
<b>21</b> EPWM-1B GPIO-01	<b>22</b> ADC-A5	<b>23</b> EPWM-2B GPIO-03	<b>24</b> SPISIMO-A GPIO-16
<b>25</b> SPISTK-A GPIO-19	<b>26</b> ADC-B2 COMP1 (-VE)	<b>27</b> EPWM-2A GPIO-02	<b>28</b> GND
<b>29</b> SPICLK-A GPIO-18	<b>30</b> GPIO-34 (LED)	<b>31</b> PWM1A-DAC (Filtered)	<b>32</b> GND

End of Section